Reference is made to co-pending U.S. patent applications 10/011,846, entitled “Multiple-Plane FinFET CMOS”, filed 4 Dec. 2001, and 10/063,330, “Fin Memory Cell and Method of Fabrication,” filed 12 Apr. 2002, both of which are assigned to the assignee of the present invention.
Number | Name | Date | Kind |
---|---|---|---|
3603848 | Kohoku-ku et al. | Sep 1971 | A |
4768076 | Aoki et al. | Aug 1988 | A |
4857986 | Kinugawa | Aug 1989 | A |
4933298 | Hasegawa | Jun 1990 | A |
5293052 | Chorne et al. | Mar 1994 | A |
5317175 | Throngnumchai | May 1994 | A |
5497019 | Mayer et al. | Mar 1996 | A |
5666311 | Mori | Sep 1997 | A |
5698893 | Perera et al. | Dec 1997 | A |
5729045 | Buynoski | Mar 1998 | A |
5858841 | Hsu | Jan 1999 | A |
5945690 | Saito et al. | Aug 1999 | A |
5960271 | Wollesen et al. | Sep 1999 | A |
5970330 | Buynoski | Oct 1999 | A |
6064090 | Miyamoto et al. | May 2000 | A |
6121651 | Furukawa et al. | Sep 2000 | A |
6164781 | Tsang et al. | Dec 2000 | A |
6190949 | Noguchi et al. | Feb 2001 | B1 |
6194273 | Matsuura et al. | Feb 2001 | B1 |
6261886 | Houston | Jul 2001 | B1 |
6300182 | Yu | Oct 2001 | B1 |
Number | Date | Country |
---|---|---|
61070748 | Apr 1986 | JP |
1264254 | Oct 1989 | JP |
3285351 | Dec 1991 | JP |
Entry |
---|
Takagi et al., “On the Universality of Inversion Layer Mobility in Si MOSFET's: Part 1—Effects of Substrate Imuprity Concentration”, IEEE Transaction son Electron Devies, vol. 41, No. 12, Dec. 1994, pp. 2357-2362.* |
Takagi et al., “On the Uniersality of Inversion Layer Mobility in Si MOSFET's: Part II—Effects of Surface Orientation”, IEEE Transactions on Electron Devies, vol. 41, No. 12, Dec. 1994, pp. 233-2368.* |
Tang et al., “FinFET—A Quasi-Planar-Gate MOSFET”, ISSCC 2001/Session7/Technology Directions, Advanced Technologies/7.4, Feb. 6, 2001, pp. 118-119, p. 437. |
Hieda et al, “Effects of a New Trench-Isolated Transistor Using Sidewall Gates”, IEEE Transactions of Electron Devies, vol. 36, No. 9, Sep. 1989, pp. 1615-1618. |
Shibahara et al., IGDRAM Cell with Diagonal Bit-Line (DBL) Configuration and Edge Operation MOS (EOS) FET, Electron Devices Meeting, 1994, Technical Digest, International. 1994, pp. 639-642. |
Hunter et al., “A New Edge-Defined Approach for Submicrometer MOSFET Fabrication”, IEEE Electron Device Letters, vol. EDL-1, Jan. 1981, pp. 4-6. |