D. Bursky “Gate Arrays Face Onslaught of Dense and Flexible FPGA's”, Electronic Design, vol. 43, No. 13, Jun. 26, 1995, pp. 85-86, 88, 90, 94, and 96. |
D. Bursky, “SRAM Blocks and Antifuse Logic Combine In New FPGA's”, Electronic Design, vol. 43, No. 16, Aug. 7, 1995, pp. 115, 116, and 118. |
G. Borriello, et al. “The Triptych FPGA Architecture”, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, vol. 3, No. 4, Dec., 1995, pp. 491-500. |
Nagendra, et al. “Digit Pipelined Arithmetic On Fine-Grain Array Processors”, Journal of VLSI Signal Processing, vol. 9, No. 3. Apr. 1, 1995, pp. 193-209. |
Maxfield, C, “Logic That Mutates While-U-Wait”, EDN (European Edition), Nov. 7, 1996, vol. 41, No. 23, pp. 137-140, 142. |
Patent abstract of Japan, vol. 006, No. 104 (P-122), Jun. 15, 1982 (Abstract of Japanese Patent Document No. JP 57 036347 A (NEC Corp.), Feb. 27, 1982). |
Patent abstract of Japan, vol. 007, No. 073 (P-186), Mar. 25, 1983 (Abstract of Japanese Patent Document No. JP 58 003040 A (NEC Corp.) , Jan. 8, 1983). |
“The Thumb Architecture,” Advanced RISC Machines Limited Specification, pp. 1-2, (1995). |
Patterson, D.A., et al., Computer Architecture: A Quantitative Approach, San Mateo, California: Morgan Kaufmann Publishers, Inc., Chapter 4.5: pp. 160-166, Appendix E: pp. E-1-E24, (1995). |
Chen, D.C., et al., “A Reconfigurable Multiprocessor IC for Rapid Prototyping of Real-Time Data Paths,” IEEE International Solid-State Circuits Conference, pp. 74-75, (Feb. 1992). |
Yeung, A.K., et al., “A Data-Driven Multiprocessor Architecture (PADDI2) for Irregular Computation-Intensive DSP Algorithms,” IEEE VLSI Signal Processing Workshop, pp. 1-5 (Oct. 1992). |
Mirsky, E., et al., “MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources,” FCCM '96: IEEE Symposium on FPGAs for Custom Computing Machines, Apr. 17-19, 1996, Napa, California, USA pp. 1-10. |
DeHon, A., “Reconfigurable Architectures for General-Purpose Computing,” Technical Report 1586, MIT Artificial Intelligence Laboratory, pp. 257-296. |
Koren, I., “High-Speed Multiplication,” Computer Arithmetic Algorithms, Englewood Cliffs, New Jersey: Prentice Hall, pp. 99-103, (1993). |
Hartle, R.I., et al., “The serial-serial bit . . . ,” Digit-Serial Computation, Norwell USA: Kluwer Academic Publishing, pp. 1-2, (1995). |
Panneerselvam G et al.: “Design and Implementation of an Area and Time Efficient Systolic Parallel Booth Multiplier” Proceedings of the Midwest Symposium on Circuits and Systems, Detroit, Aug. 16-18, 1993, vol. 2, No. Symp. 36, Aug. 16, 1993, pp. 1497-1500, XP000499850 Institute of Electrical and Electronics Engineers see paragraph 3. |
Balsara P. T. et al.: “Understanding VLSI Bit Serial Multipliers” IEEE Transactions on Education, vol. 39, No. 1, Feb. 1, 1996, pp. 19-28, XP000591050 see paragraph II-V. |
Dadda L: “On Serial-Input Multipliers for Two's Complement Numbers” IEEE Transactions on Computers, vol. 38, No. 9, Sep. 1989, pp. 1341-1345, XP000053842 see paragraph III. |
Satyanarayana et al: “A Comprehensive Approach etc . . . ” Proc. 26th Southeastern Symp. on System Theory, 1994, pp. 229-233, XP002096708 see paragraph 3. |
Wo et al.: “Exploiting Neural Network Parallelism” 1st Int. Workshop on Parallel Processing, 1994, pp. 586-592, XP002096709 Bangalore, India see paragraph 3. |