Patent Grant
9236096
This invention relates to integrated circuits, particularly to static random access memory (SRAM) devices, in either embedded form or stand alone (i.e. discrete) form.
Memory cells in SRAM devices store logical binary values (i.e. either a logical one or a logical zero). When a memory cell is selected by a word line during a read, the voltage on a latch in the memory cell begins to change the voltages on the bit lines attached to the memory cell (i.e. signal is developing on the bit lines). Because the signal on the bit lines is initially small, a certain amount of time must pass to allow the signal on the bit lines to grow larger. When the signal on the bit lines reaches a certain value, this value may be sensed by a sense amp. The sense amp increases the voltage found on the bit lines so that the signal may be transferred to another part of the SRAM.
When data is read from an SRAM memory cell and the time allowed for the signal on the bit lines to increase is too short, the sense amp may fail to amplify the correct logical value and an error occurs in the SRAM. When data is read from an SRAM memory cell and the time allowed for the signal on the bit lines to increase is too long, the sense amp properly amplifies the correct logical value. However, because the time allowed was long, the read access time of the SRAM increases. In order to keep the read access time as short as possible and read correct data, it is important to be able vary the amount of time allowed for the signal on the bit lines to develop. Further, it is important to test SRAMs to ensure the availability of sufficient read margin by varying the amount of time allowed for a signal to develop on the bit lines during a read of an SRAM memory cell.
The drawings and description, in general, disclose a method and an electrical device for writing a binary logical value concurrently to a plurality of dummy memory cells electrically connected to a pair of dummy bit lines. In an embodiment of the invention, a diode and a PFET (p-type field-effect transistor) are electrically connected in parallel between a power supply and a positive power supply line. The positive power supply is electrically connected to all of the dummy memory cells electrically connected to the pair of dummy bit lines.
When the plurality of dummy memory cells are concurrently written to, the gate of the PFET is driven to a logical high value, turning off the PFET. Because the PFET is turned off, current is conducted through the diode resulting in a voltage drop between the power supply and the positive power supply line. After dropping the voltage on the positive power supply line, the first dummy bit line of the pair dummy bit lines is driven to a binary logical value while the second dummy bit line of the pair of dummy bit lines is driven to the opposite binary logical value of the value driven on the first dummy bit line. Each dummy memory cell has a separate and distinct dummy word line electrically connected to it. In order to write the binary logical value to each dummy memory cell, each dummy word line is driven to a logical high value concurrently.
When the memory cell array 104 is read from, an address 144 is input to the address registers 118. The address 144 stored in the address registers 118 is then clocked by a clock signal CK from the address registers to a row decoder 114 and a column decoder 116. In this example, the row decoder 114 drives a word line 157 in the memory cell array 104 to a logical high value. Memory cells attached to the selected word line provide data that is passed through the pre-charge circuit 102 and the write circuit 106 to the column select circuit 108. The column select circuit 108 selects what data 130 is provided to the sense amplifiers 110 based on the output 154 of the column decoder 116. The sense amplifiers 110 increase the voltage of the selected data 130 when the sense amplifiers are enabled by signal SAE. The amplified signals 132 are sent to the output buffers 112. The output buffers 112 retain the amplified signals 132. When the output enable signal 142 is active, the output buffers 112 send the stored data 146 in the output buffers 112 from the SRAM 100 to other circuits.
When the memory cell array 104 is written to, an address 144 is input to the address registers 118 and the write enable signal 148 is activated. The address 144 stored in the address registers 118 is then clocked by a clock signal CK from the address registers to a row decoder 114 and a column decoder 116. In this example, the row decoder 114 drives a word line 157 in the memory cell array 104 to a logical high value. The selected word line 157 along with the selected bit lines determine which memory cells in the memory cell array 104 will be written to. The input enable signal IE allows data 136 previously stored in the input registers 120 to be written into the memory cell array 104.
During design of an SRAM, the signal development time is determined using models that estimate how much time is needed for a signal to develop on bit lines and have a sense amp accurately amplify the signal. However, because circuits do not always function as predicted by models, testing is needed to ensure that the time allowed is sufficient to correctly amplify the signal.
After SRAMs have been fabricated and before they are shipped to a customer, SRAMs are tested to insure that they function properly. To insure that an SRAM is functioning properly and to provide additional margin, the SRAM is tested with signal development time that is less than what the customer will use. This will ensure that SRAM bits that do not have sufficient margin with respect to customer use case will be identified during testing.
During normal operation (i.e. not being tested), any combination of dummy word lines DWL1-DWL8 may be driven to high logical value and one word line, for example WL3, from word lines WL1-WL128 is selected by driving the word line WL3 to a logical high value. When WL3 is driven to a logical high value, memory cells MC contained in R3 are activated (dummy memory cell MC however is not activated) and bit line pairs BP1-BP128 are actively driven by the memory cell in its respective column C1-C128. In this example, a bit decoder (not shown) determines how many bits are sensed by sense amp SA in their columns C1-C128 and then driven to other circuit in the SRAM. During normal operation, the dummy sense enable signal DSA_E may be used to control the time that a signal is developed on the bit lines of a memory cell or a timed sense amp enable TSA_E that uses a signal delay circuit 300 (see
During normal operation, the time allowed for signal development can be varied by selecting one or more of the eight dummy memory cells D1-D8 electrically connected to the dummy bit lines DBL1 and DBL2. For example, when only a relatively slow access time is required, only one or two dummy memory cells are selected from the eight dummy memory cells D1-D8 by selecting two dummy word lines concurrently from the eight dummy word lines DL1-DWL8. However, when a relatively faster access time is required, six or more dummy memory cells may be selected from the eight dummy memory cells D1-D8 by selecting six dummy word lines concurrently from the eight dummy word lines DL1-DWL8. The signal delay circuit 300 may also be used during normal operation but the signal development in this case is fixed by the signal delay circuit 300.
During operation of a signal development test, one or more dummy word lines DWL1-DWL8 are driven to a logical high level and one word line, for example WL3, from word lines WL1-WL128 is selected by driving the word line WL3 to a logical high value. The number of dummy word lines selected depends on how fast dummy bit lines DBL1 and DBL2 need to be driven. For example, only one dummy word line is driven when the dummy bit lines need to be driven relatively slowly. However, when dummy bit lines DBL1 and DBL2 need to be driven relatively fast, six or more dummy word lines are activated at the same time for example. In this embodiment of the invention, the most extreme screening of the access time of a memory cell in the SRAM takes place when all eight of the dummy memory cells D1 -D8 are activated concurrently. All eight of the dummy memory cells D1-D8 are activated concurrently when all eight dummy word lines are driven to a logical high value concurrently.
As previously discussed, the dummy rows DR1-DR8 and the dummy bit lines DBL1 and DBL2 are added to test the signal development time of memory cells MC in an SRAM and to vary the time allowed for signal development during normal operation of the SRAM. None of the dummy memory cells DMC store actual data. Each dummy row DR1-DR8 has 128 dummy memory cells in order to create a load that is very similar to the load seen by a word line in one of the rows R1-R128. Only one dummy cell (i.e. D1-D8) in each dummy row DR1-DR8 drives the dummy bit lines DBL1 and BDBL2. More than one dummy row is used in order to be able to drive the dummy bit lines DBL1 and DBL2 faster.
The dummy memory cells D1-D8 are used to control the length of time for signal development. It is important that dummy memory cells D1-D8 be able to be written concurrently with the same binary logical value. In the case where dummy memory cells D1-D8 “wake up” with all logical one's stored when the SRAM is powering up, it can be difficult to write logical zero's to the dummy memory cells D1 -D8 due to resistive voltage drops along the dummy bit line DBL1. Because all of the dummy memory cells D1-D8, in this example, started out with logical ones stored, the amount of current being drawn along bit line DBL1 can cause the voltage along bit line DBL1 to rise above an ideal voltage of zero volts. When the voltage on bit line DBL1 rises too far above zero volts, one or more of the dummy memory cells D1-D8 may fail to have a logical zero written to it. When this occurs, signal development time will not be correct.
In an embodiment of the invention, a switch 512 containing a diode 506 and a PFET (p-type field-effect transistor) 508 is added between the power supply VDD and the power supply line 510 of the dummy memory cells D1-D8 in order to improve the probability that logical zeros can be written to all eight dummy memory cells D1-D8 when all eight dummy memory cells D1-D8 “wake up” as logical ones (see
When the dummy memory cells D1-D8 are not being written to, control signal WCTL is driven to a logical low value. When the control signal WCTL is driven to a logical low value, the PFET 508 is turned on and the voltage on the power supply line 510 is approximately equal to VDD.
Other embodiments of switch 512 are shown in
The foregoing description has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed, and other modifications and variations may be possible in light of the above teachings. The embodiments were chosen and described in order to best explain the applicable principles and their practical application to thereby enable others skilled in the art to best utilize various embodiments and various modifications as are suited to the particular use contemplated. It is intended that the appended claims be construed to include other alternative embodiments except insofar as limited by the prior art.
| Number | Name | Date | Kind |
|---|---|---|---|
| 5223573 | Kuruganti et al. | Jun 1993 | A |
| 20040085800 | Ogawa et al. | May 2004 | A1 |
| 20060050590 | Nautiyal et al. | Mar 2006 | A1 |
| Number | Date | Country | |
|---|---|---|---|
| 20140071735 A1 | Mar 2014 | US |
