Claims
- 1. An inspection system comprising:a first inspection machine to inspect defects on a work piece; a second inspection machine to inspect electric characteristics of chips of the work piece; and an analysis unit to process inspection results to be inspected by the first and second inspection machine and to output processing results; wherein said analysis unit has a data processing unit to judge which chips are chips with defects by using the inspection results of the first inspection machine, and to calculate a rate of good chips with defects or bad chips with defects by using the inspection results of the second inspection machine, and to correlate the rate of good chips with defects and bad chips with defects to each of a plurality of processes and to output the calculation result indicating the yield of good chips with defects relative to bad chips with defects for each of the plurality of processes, wherein said first inspection machine is a visual inspection machine or a particle inspection machine.
- 2. An inspection method using a first inspection machine to inspect defects on a work piece and a second inspection machine to inspect electric characteristics of chips of the work piece and an analysis unit to process inspection results to be inspected by the first and second inspection machines and to output processing results comprising:a step for judging which chips are chips with defects by using the inspection results of the first inspection machine; a step for calculating a rate of good chips with defects or bad chips with defects by using the inspection results of the second inspection machine and for correlating the rate of good chips with defects and bad chips with defects to each of a plurality of processes; and a step for outputting the calculation result indicating the yield of good chips with defects relative to bad chips with defects for each of the plurality of processes, wherein said first inspection machine is a visual inspection machine or a particle inspection machine.
Priority Claims (1)
Number |
Date |
Country |
Kind |
1/177934 |
Jul 1989 |
JP |
|
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a divisonal of application Ser. No. 08/958,095, filed on Oct. 27, 1997, which is now U.S. Pat. No. 6,185,322 issued Feb. 6, 2001 which is a continuation of application Ser. No. 07/908,550 filed on Jun. 30, 1992, which is now U.S. Pat. No. 5,841,893 issued Nov. 24, 1998 which is a continuation of application Ser. No. 07/550,942 filed on Jul. 11, 1990 now abandoned, the entire disclosures of which are hereby incorporated by reference.
US Referenced Citations (26)
Foreign Referenced Citations (21)
Number |
Date |
Country |
5619635 |
Feb 1981 |
JP |
59228726 |
Jun 1983 |
JP |
59 228726 |
Jun 1983 |
JP |
58165337 |
Sep 1983 |
JP |
5967638 |
Apr 1984 |
JP |
60171736 |
Sep 1985 |
JP |
61243378 |
Oct 1986 |
JP |
63135848 |
Nov 1986 |
JP |
6276712 |
Apr 1987 |
JP |
62169342 |
Jul 1987 |
JP |
62220839 |
Sep 1987 |
JP |
62276441 |
Dec 1987 |
JP |
6366446 |
Mar 1988 |
JP |
6366447 |
Mar 1988 |
JP |
63110744 |
May 1988 |
JP |
63135848 |
Jun 1988 |
JP |
63220513 |
Sep 1988 |
JP |
6473241 |
Mar 1989 |
JP |
1-122132 |
May 1989 |
JP |
1-137641 |
May 1989 |
JP |
1-151243 |
Jun 1989 |
JP |
Non-Patent Literature Citations (4)
Entry |
English translation of Patent No. 59-228726 (Japan).* |
NEC Technical Report, vol. 46, No. 11, 1993 “Memory Failure Analysis with an Expert System”. |
Przybyla et al., “A Fully Integrated Photolithography Workcell”, May 1989, 100-107, IEEE, Intl. Semiconductor Mfg. Science Symposium, 1989. |
Henderson, “A Production Fab Defect Reduction Program”, May 1989, 58-60, IEEE, Intl. Semiconductor Mfg. Science Symposium, 1989. |
Continuations (2)
|
Number |
Date |
Country |
Parent |
07/908550 |
Jun 1992 |
US |
Child |
08/958095 |
|
US |
Parent |
07/550942 |
Jul 1990 |
US |
Child |
07/908550 |
|
US |