Number | Name | Date | Kind |
---|---|---|---|
5177670 | Shinohara et al. | Jan 1993 | A |
5556811 | Agatstein et al. | Sep 1996 | A |
5590016 | Fujishiro et al. | Dec 1996 | A |
5712758 | Amano et al. | Jan 1998 | A |
5923086 | Winer et al. | Jul 1999 | A |
6031283 | Banerjee et al. | Feb 2000 | A |
6058004 | Duva et al. | May 2000 | A |
6098282 | Frankeny et al. | Aug 2000 | A |
6177670 | Shinohara et al. | Jan 2001 | B1 |
6366444 | Yagi | Apr 2002 | B1 |
6381118 | Yokoyama et al. | Apr 2002 | B1 |
6452781 | Ahiko et al. | Sep 2002 | B1 |
20010010398 | Farooq et al. | Aug 2001 | A1 |
20010047588 | Schaper | Dec 2001 | A1 |
20020071258 | Mosley | Jun 2002 | A1 |
20020171997 | Togashi et al. | Nov 2002 | A1 |
Entry |
---|
U.S. patent application Ser. No. 09/812,091, Farooq et al., filed Dec., 1999.* |
Polka et al., “Package-Level Interconnect Design for Optimum Electrical Performance”, Intel Technology Journal Q3, 2000, pp 1-17. |
Mahajan et al., “The Evolution of Microprocessor Packaging”, Intel Technology Journal Q3, 2000, pp 1-10. |