This application is a continuation of application Ser. No. 08/970,107 filed on Nov. 13, 1997 now U.S. Pat. No. 6,140,228.
Number | Name | Date | Kind |
---|---|---|---|
4970176 | Tracy et al. | Nov 1990 | A |
5108570 | Wang | Apr 1992 | A |
5108951 | Chen et al. | Apr 1992 | A |
5158933 | Holtz et al. | Oct 1992 | A |
5270255 | Wong | Dec 1993 | A |
5358616 | Ward | Oct 1994 | A |
5371042 | Ong | Dec 1994 | A |
5374592 | MacNaughton et al. | Dec 1994 | A |
5378660 | Ngan et al. | Jan 1995 | A |
5443995 | Nulman | Aug 1995 | A |
5582679 | Lianjun et al. | Dec 1996 | A |
5600182 | Schinella et al. | Feb 1997 | A |
5660696 | Moon | Aug 1997 | A |
5665659 | Lee et al. | Sep 1997 | A |
5693564 | Yu | Dec 1997 | A |
5731245 | Joshi et al. | Mar 1998 | A |
5911113 | Yao et al. | Jun 1999 | A |
5918149 | Besser et al. | Jun 1999 | A |
6080665 | Chen et al. | Jun 2000 | A |
6140228 | Shan et al. | Oct 2000 | A |
6217721 | Xu et al. | Apr 2001 | B1 |
Entry |
---|
Elsevier Science S.A., Thin Solid Films 253 (1994) 367-371, “A1 planarization processes for multilayer metallization of quarter micrometer devices”, Zheng Xu. |
Electronic Engineering Times (EETIMES), Issue 939, Feb, 3, 1997, “A1 hits sub-0.25 micron vias”, Title Page w. p. 37 and p. 42. |
Semiconductor International, Aug. 1994, “The Interconnect Challenge: Filling Small, High Aspect Ratio Contact Holes”. |
SPIE vol. 2335, pp. 70-79, Invited Paper, Applied Material, Inc., PVD Division, Santa Clara, CA 95054, “Planar Multilevel Metallization Technologies for ULSI Devices”, Zheng Xu. |
Number | Date | Country | |
---|---|---|---|
Parent | 08/970107 | Nov 1997 | US |
Child | 09/688817 | US |