Memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices

Information

  • Patent Grant
  • 11393530
  • Patent Number
    11,393,530
  • Date Filed
    Thursday, September 24, 2020
    3 years ago
  • Date Issued
    Tuesday, July 19, 2022
    a year ago
Abstract
Embodiments disclosed include memory cell operating methods, memory cell programming methods, memory cell reading methods, memory cells, and memory devices. In one embodiment, a memory cell includes a wordline, a first bitline, a second bitline, and a memory element. The memory element is electrically connected to the wordline and selectively electrically connected to the first bitline and the second bitline. The memory element stores information via a resistive state of the memory element. The memory cell is configured to convey the resistive state of the memory element via either a first current flowing from the first bitline through the memory element to the wordline or a second current flowing from the wordline through the memory element to the second bitline.
Description
TECHNICAL FIELD

Embodiments disclosed herein pertain to memory cells, memory cell programming methods, memory cell reading methods, memory cell operating methods, and memory devices.


BACKGROUND

Resistive random access memories may use a material capable of being configured in one of two different resistive states to store information. When configured in one of the resistive states, the material may have a high resistance to electrical current. In contrast, when configured in the other resistive state, the material may have a low resistance to electrical current. The resistive state in which the material is configured may be changed using electrical signals. For example, if the material is in a high-resistance state, the material may be configured to be in a low-resistance state by applying a voltage across the material.


The resistive state may be persistent. For example, once configured in a resistive state, the material may stay in the resistive state even if neither a current nor a voltage is applied to the material. Furthermore, the configuration of the material may be repeatedly changed from the high resistance state to the low resistance state or from the low resistance state to the high resistance state.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 is a chart illustrating voltage/current relationships.



FIG. 2 is chart illustrating other voltage/current relationships.



FIG. 3 is a schematic diagram of a memory cell.



FIG. 4 is a schematic diagram of a memory device.



FIG. 5 is a schematic diagram of a memory device illustrating a current.



FIG. 6 is a schematic diagram of a memory device illustrating another current.





DETAILED DESCRIPTION OF EXAMPLE EMBODIMENTS

Embodiments of the invention encompass memory cell operating methods, memory cell programming methods, memory cell reading methods, memory cells, and memory devices. Example embodiments of such methods, memory cells, and memory devices are described with reference to FIGS. 1-6.


Random access memories may use resistive states of a memory element to store one or more bits of information. For example, a memory element capable of being configured in either a high-resistance state or a low-resistance state may store one bit of information by associating a bit value of “1” with the low-resistance state and a bit value of “0” with the high-resistance state. Alternatively, a bit value of “1” may be associated with the high-resistance state and a bit value of “0” may be associated with the low-resistance state.


The memory element may include a bipolar memory material. A positive voltage applied across the bipolar memory material may change the configuration of the bipolar memory material from a high-resistance state to a low-resistance state. Furthermore, a negative voltage applied across the bipolar memory material may change the configuration of the bipolar memory material from a low-resistance state to a high-resistance state.


Alternatively, a negative voltage applied across the bipolar memory material may change the configuration of the bipolar memory material from a high-resistance state to a low-resistance state and a positive voltage applied across the bipolar memory material may change the configuration of the bipolar memory material from a low-resistance state to a high-resistance. Accordingly, a bipolar memory material may be configured in a first resistive state using a voltage having a first polarity and may be configured in a second resistive state using a voltage having a polarity opposite that of the first polarity.


Examples of bipolar memory material include ionic conducting chalcogenides, binary metal oxides, perovskite oxides, colossal magnetoresistives, and polymers. Example ionic conducting chalcogenides that may be used as bipolar memory material include GeS, GeSe and Ag or Cu-doped GeS and GeSe. Example binary metal oxides that may be used as bipolar memory material include HfOx, Nb2O5, Al2O3, WOx, Ta2O5, TiOx, ZrOx, CuxO, and NixO. Example ionic perovskite oxides that may be used as bipolar memory material include doped or undoped SrTiO3, SrZrO3, BaTiO3.


Example colossal magnetoresistives that may be used as bipolar memory material include Pri-xCaxMnO3 (PCMO), La1-xCaxMnO3 (LCMO), and Ba1-xSrxTiO3. Example polymers that may be used as bipolar memory material include Bengala Rose, AlQ3Ag, Cu-TCNQ, DDQ, TAPA, and fluorescine-based polymers. Of course, other materials may be used as bipolar memory material. The materials listed above are provided by way of example rather than as an exhaustive list of bipolar memory material.


Referring to FIG. 1, a chart 100 depicts one example of a relationship 102 between voltages applied to a memory element initially in a high-resistance state and currents through the memory element resulting from the voltages. The memory element may comprise one or more of the bipolar memory materials described above. Chart 100 illustrates that as voltages applied to the memory element increase from −0.6 V to 0.2 V, no current, or a negligible amount of current, for example less than 1 micro amp, flows through the memory element. However, at a voltage substantially equal to a turn-on voltage 104, the memory element begins conducting current. As the voltage across the memory element is increased beyond turn-on voltage 104, the amount of current conducted by the memory element increases with the voltage without current clamping. The flattening of the current with voltage depicted in FIG. 1 results from current clamping of a measurement circuit.


Thus, chart 100 illustrates a change in the resistive state of the memory element. Initially, the memory element is in a high-resistance state as evidenced by the fact that the memory element does not conduct current or conducts a negligible amount of current when voltages smaller than the turn-on voltage are applied to the memory element. In this high-resistance state, the memory element may have a resistance of about or above 109 ohms. However, once a voltage greater than or equal to turn-on voltage 104 is applied to the memory element, the memory element configures itself in a low-resistance state as evidenced by the fact that the memory element begins conducting current. In this low-resistance state, the memory element may be highly conductive and have a resistance of about a few thousand ohms.


Referring to FIG. 2, a chart 200 depicts one example of a relationship 202 between voltages applied to a memory element initially in the low-resistance state described above and currents running through the memory element resulting from the voltages. Chart 200 illustrates that currents resulting from voltages greater than about 0.25 V are substantially the same, which results from current clamping of a measurement circuit. Without the current clamping, the current increases with voltage. As the voltage is decreased below about 0.25 V, the current through the memory element accordingly decreases. As the voltage applied across the memory element becomes negative, the current through the memory element is also negative. However, when the voltage applied across the memory element is substantially equal to a turn-off voltage 204, the amount of current through the memory element is substantially zero. As the voltage is further decreased below the turn-off voltage, the current through the memory element remains substantially zero.


Thus, chart 200 illustrates a change in resistive state of the memory element. Initially, the memory element is in the low-resistance state as evidenced by the fact that the memory element conducts current when voltages greater than turn-off voltage 204 are applied to the memory element. However, once a voltage less than or equal to turn-off voltage 204 is applied to the memory element, the memory element configures itself in the high-resistance state described above as evidenced by the fact that the memory element stops conducting current or conducts only a negligible amount of current.


In some cases, once configured in the high-resistance state, the memory element may remain in the high-resistance state as long as a voltage greater than or equal to turn-on voltage 104 is not applied to the memory element. The memory element may remain in the high-resistance state even if no voltage is applied to the memory element. Accordingly, the high-resistance state of the memory element may be described as non-volatile since the high-resistance state might not change over time as long as a voltage greater than or equal to turn-on voltage 104 is not applied to the memory element.


Similarly, in some cases, once configured in the low-resistance state, the memory element may remain in the low-resistance state as long as a voltage less than or equal to turn-off voltage 204 is not applied to the memory element. In fact, the memory element may remain in the low-resistance state even if no voltage is applied to the memory element. Accordingly, the low-resistance state of the memory element may also be described as non-volatile since the low-resistance state might not change over time as long as a voltage less than or equal to turn-off voltage 204 is not applied to the memory element.


Since the high-resistance state and the low-resistance state may be non-volatile, the memory element may be used to store one bit information. For example, a memory element may represent a bit value of “0” when configured in the high-resistance state and may represent a bit value of “1” when configured in the low-resistance state. Furthermore, the resistive state of the memory element may be repeatedly changed over time. Accordingly, the memory element may be in the high-resistance state representing a bit value of “0” at one moment in time and the memory element may be in a low-resistance state representing a bit value of “1” at another moment in time. Similarly, the representation of bit value with resistance states can be the opposite of that described above.


Referring to FIG. 3, a memory cell 300 is illustrated. Memory cell 300 includes a memory element 302 having electrodes 306 and 304. Memory element 302 may comprise a bipolar memory material such as one or more of the bipolar memory materials discussed above. Memory cell 300 also includes a wordline 308 and two bitlines 314 and 316. Electrode 304 of memory element 302 is connected to a wordline 308.


Bitline 314 may be selectively electrically connected to memory element 302. For example, a diode 310 may be connected to bitline 314 and to electrode 306. When diode 310 is forward biased (e.g., forward biased beyond a cut-in voltage of diode 310), diode 310 may conduct current from bitline 314 to memory element 302, thereby electrically connecting bitline 314 to memory element 302. In contrast, when diode 310 is not forward biased (e.g., when diode 310 is reverse biased), diode 310 may hinder current from flowing from memory element 302 to bitline 314 or from bitline 314 to memory element 302 so that memory element 302 is not electrically connected to bitline 314.


Similarly, bitline 316 may be selectively electrically connected to memory element 302. For example, a diode 312 may be connected to bitline 316 and to electrode 306. When diode 312 is forward biased (e.g., forward biased beyond a cut-in voltage of diode 312), diode 312 may conduct current from memory element 302 to bitline 316 thereby electrically connecting memory element 302 to bitline 316. In contrast, when diode 312 is not forward biased (e.g., when diode 312 is reverse biased), diode 312 may hinder current from flowing from bitline 316 to memory element 302 or from memory element 302 to bitline 316 so that memory element 302 is not electrically connected to bitline 316.


In some configurations, a memory cell may comprise one or more devices that selectively electrically connect a memory element to a first bitline and/or a second bitline instead of diodes. For example, in one configuration, memory element 300 may use a first transistor in place of diode 310 and a second transistor in place of diode 312. When turned on, the first transistor may allow current to flow between bitline 314 and memory element 302, electrically connecting bitline 314 and memory element 302. When turned off, the first transistor may hinder current from flowing between bitline 314 and memory element 302 thereby electrically disconnecting bitline 314 and memory element 302.


Similarly, the second transistor may selectively electrically connect memory element 302 to bitline 316. Devices other than diodes or transistors may alternatively be used to selectively electrically connect memory element 302 to bitlines 314 and 316.


Memory cell 300 may store a bit of information via a resistive state of memory element 302. In one configuration, the bit may have a value of “0” or a value of “1.” For example, according to one convention, if memory element 302 is in a high-resistance state, the value of the bit stored by memory cell 300 may be “0” and if memory element 302 is in a low-resistance state, the value of the bit stored by memory cell 300 may be “1.” Of course, a convention in which a high-resistance state represents a bit value of “1” and a low-resistance state represents a bit value of “0” may alternatively be used.


A read operation may be used to determine a value of a bit stored by memory cell 300. According to one read operation, a first positive voltage may be applied between wordline 308 and bitline 316 so that wordline 308 is at a higher potential than bitline 316 and so that diode 312 is forward biased. The first positive voltage may be greater than a cut-in voltage of diode 312 but less than a sum of the cut-in voltage of diode 312 and the turn-off voltage (which was described above in relation to FIG. 2) of memory element 302 so that the resistive state of memory element 302 is not altered. A second positive voltage may be simultaneously applied between wordline 308 and bitline 314 so that wordline 308 is at a higher potential than bitline 314 and so that diode 310 is reverse biased. The second voltage may be lower than a breakdown voltage of diode 310. In some cases, the first voltage and the second voltage may be substantially the same voltage.


If memory element 302 is configured in a low-resistance state, current may flow from wordline 308 through memory element 302 and forward-biased diode 312 to bitline 316. Based on the current, a memory device comprising memory cell 300 may determine that memory element 302 is in a low-resistance state and therefore the value stored by memory cell 300 is a “1.” For example, the memory device may compare the current on bitline 316 with a reference current or the memory device may use the current on bitline 316 to create a voltage and may then compare the voltage with a reference voltage.


In contrast, if memory element 302 is configured in a high-resistance state, memory element 302 may hinder current from flowing from wordline 308 through memory element 302 and forward-biased diode 312 to bitline 316. Alternatively, memory element 302 may restrict an amount of current flowing from wordline 308 through memory element 302 and forward-biased diode 312 to bitline 316 to a negligible amount of current that may be clearly distinguished from an amount of current allowed to flow when memory element 302 is in the low-resistance state. Based on the lack of current, or the very small amount of current, the memory device comprising memory cell 300 may determine that memory element 302 is in the high-resistance state and therefore the value stored by memory cell 300 is a “0.”


Another method of reading memory cell 300 may alternatively be used. According to this method, a first positive voltage may be applied between bitline 314 and wordline 308 so that bitline 314 is at a higher potential than wordline 308 and so that diode 310 is forward biased. The first positive voltage may be greater than the cut-in voltage of diode 310 but less than a sum of the cut-in voltage of diode 310 and the turn-on voltage (which was described above in relation to FIG. 1) of memory element 302 so that the resistive state of memory element 302 is not altered. A second positive voltage may simultaneously be applied between bitline 316 and wordline 308 so that bitline 316 is at a higher potential than wordline 308 and so that diode 312 is reverse biased. The second voltage may be lower than a breakdown voltage of diode 312. In some cases, the first voltage and the second voltage may be substantially the same voltage.


If memory element 302 is configured in a low-resistance state, current may flow from bitline 314 through forward-biased diode 310 and memory element 302 to wordline 308. Based on the current on wordline 308, a memory device comprising memory cell 300 may determine that memory element 302 is in a low-resistance state and therefore the value stored by memory cell 300 is a “1.”


In contrast, if memory element 302 is configured in a high-resistance state, memory element 302 may hinder current from flowing from bitline 314 through forward-biased diode 310 and memory element 302 to wordline 308. Alternatively, memory element 302 may restrict an amount of current flowing from bitline 314 through forward-biased diode 310 and memory element 302 to wordline 308 to a negligible amount that may be clearly distinguished from an amount of current allowed to flow when memory element 302 is in the low-resistance state. Based on the lack of current, or the very small amount of current, the memory device comprising memory cell 300 may determine that memory element 302 is in the high-resistance state and therefore the value stored by memory cell 300 is a “0.”


In addition to reading a bit value from memory cell 300, a bit value may be written to memory cell 300. To write a bit value of “1” to memory cell 300, a first positive voltage may be applied between bitline 314 and wordline 308 so that bitline 314 is at a higher potential than wordline 308 and so that diode 310 is forward biased. The first positive voltage may be greater than a sum of the cut-in voltage of diode 310 and the turn-on voltage of memory element 302. If memory element 302 is in a high-resistance state, the first voltage (or a current resulting from the first voltage) may re-configure memory element 302 to be in a low-resistance state. If memory element 302 is already in a low-resistance state, memory element 302 may remain in the low-resistance state. Consequently, due to the first voltage, memory element 302 may be configured in a low-resistance state corresponding with a bit value of “1.”


A second positive voltage may be applied simultaneously with the first voltage. The second positive voltage may be applied between bitline 316 and wordline 308 so that bitline 316 is at a higher potential than wordline 308 and so that diode 312 is reverse biased. The second voltage may hinder current from flowing from bitline 314 to bitline 316. The second voltage may be lower than a breakdown voltage of diode 312.


The first voltage may result from a first voltage pulse and the second voltage may result from a second voltage pulse. In some cases, the first voltage and the second voltage may be substantially the same voltage.


Alternatively, a bit value of “0” may be written to memory cell 300. To write a bit value of “0” to memory cell 300, a first positive voltage may be applied between wordline 308 and bitline 316 so that wordline 308 is at a higher potential than bitline 316 and so that diode 312 is forward biased. The first positive voltage may be greater than a sum of the cut-in voltage of diode 312 and the turn-off voltage of memory element 302. If memory element 302 is in a low-resistance state, the first voltage (or a current resulting from the first voltage) may re-configure memory element 302 to be in a high-resistance state. If memory element 302 is already in a high-resistance state, memory element 302 may remain in the high-resistance state. Consequently, due to the first voltage, memory element 302 may be configured in a high-resistance state corresponding with a bit value of “0.”


A second positive voltage may be applied simultaneously with the first voltage. The second positive voltage may be applied between wordline 308 and bitline 314 so that wordline 308 is at a higher potential than bitline 314 and so that diode 310 is reverse biased. The second voltage may hinder current from flowing from bitline 316 to bitline 314. The second voltage may be lower than a breakdown voltage of diode 310.


The first voltage may result from a first voltage pulse and the second voltage may result from a second voltage pulse. In some cases, the first voltage and the second voltage may be substantially the same voltage.


The methods of writing a “0” and writing a “1” to memory cell 300 may be repeatedly used so that memory cell 300 stores different bit values over time. In some cases, memory element 302 may be re-written using these methods millions of times without damaging memory element 302. Since memory element 302 may remain in a resistive state without a voltage or current being applied to memory element 302 as was discussed above in relation to FIG. 1, memory element 302 may be said to preserve a bit value in a non-volatile manner. Accordingly, memory cell 300 may store a bit of information without having to be frequently refreshed or memory cell 300 may be refreshed at a rate lower than a rate used to refresh a volatile memory cell.


Referring to FIG. 4, a schematic diagram 400 of a portion of a memory device is illustrated. The memory device includes memory cell 300 as well as additional memory cells 402, 404, 406, 408, 410, 412, 414, and 416. The memory device may store a plurality of bits. For example, the memory device may store one bit in each memory cell of the memory device.


The memory cells of the memory device may be arranged to share bitlines and wordlines. In diagram 400, memory cells 402, 408, and 412 share wordline 418; memory cells 404, 300, and 414 share wordline 308; and memory cells 406, 410, and 416 share wordline 420. Furthermore, in diagram 400, memory cells 402, 404, and 406 share bitlines 424 and 426; memory cells 408, 300, and 410 share bitlines 314 and 316; and memory cells 412, 414, and 416 share bitlines 428 and 430.


Referring to FIG. 5, a schematic diagram 500 illustrating a configuration of the memory device of FIG. 4 is illustrated. The configuration may be used to write a bit value of “1” to memory cell 300 or to read a bit of information from memory cell 300. According to the configuration, a first positive voltage is applied across bitline 314 and wordline 308. A second positive voltage is applied across bitline 316 and wordline 308. Consequently, a current may flow from bitline 314 through memory cell 300 to wordline 308 as illustrated by arrow 502 and as was described above in relation to FIG. 3. If the first voltage is greater than a sum of the cut-in voltage of diode 310 and the turn-on voltage of memory element 302, a “1” may be written to memory cell 300 as was described above in relation to FIG. 3.


Alternatively, if the first voltage is greater than the cut-in voltage of diode 310 but less than a sum of the cut-in voltage of the diode and the turn-on voltage of memory element 302, the memory device may determine the value of a bit stored by memory cell 300 based on a current flowing from bitline 314 to wordline 308 as was described above in relation to FIG. 3.


It may be desirable to ensure that values stored by memory cells 402, 404, 406, 408, 410, 412, 414, and 416 are not disturbed while writing or reading memory cell 300. To avoid disturbances, bitlines and wordlines of the memory device may be configured with particular voltages.


For example, when writing a “1” into memory cell 300, bitlines 314 and 316 may be at a higher potential than wordline 308. Since memory cells 408 and 410 are also connected to bitlines 314 and 316, wordlines 418 and 420 may be configured to be at substantially the same potential as bitlines 314 and 316 to hinder current from flowing from bitline 314 and/or bitline 316 to wordline 418 and/or wordline 420.


Furthermore, it may be desirable to hinder currents from flowing from memory cells 404 and 414 onto wordline 308 so that a current on wordline 308 may be correctly attributed to memory cell 300. To do so, bitlines 424 and 428 may be configured to be at substantially the same potential as wordline 308 to hinder current from flowing from bitline 424 to wordline 308 via memory cell 404 and to hinder current from flowing from bitline 428 to wordline 308 via memory cell 414. In addition, bitlines 426 and 430 may be configured at a higher potential than wordline 308 so that current is hindered from flowing from bitline 426 through memory cell 404 to wordline 308 and from bitline 430 through memory cell 414 to wordline 308.


Other memory cells not connected to either wordline 308 or bitlines 314 and 316 (i.e., memory cells 402, 406, 412, and 416) may be configured to hinder consumption of current. For example, bitlines 424 and 426 and wordlines 418 and 420 may be configured with voltages causing the diodes of memory cells 402 and 406 to be reverse biased. Similarly, bitlines 428 and 430 and wordlines 418 and 420 may be configured with voltages causing the diodes of memory cells 412 and 416 to be reverse biased.


Referring to FIG. 6, a schematic diagram 600 illustrating a configuration of the memory device of FIG. 4 is illustrated. The configuration may be used to write a bit value of “0” to memory cell 300 or to read a bit of information from memory cell 300. According to the configuration, a first positive voltage is applied across wordline 308 and bitline 316. A second positive voltage is applied across wordline 308 and bitline 314. Consequently, a current may flow from wordline 308 through memory cell 300 to bitline 316 as indicated by arrow 602 and as was described above in relation to FIG. 3. If the first voltage is greater than a sum of the cut-in voltage of diode 312 and the turn-off voltage of memory element 302, a “0” may be written to memory cell 300 as was described above in relation to FIG. 3.


Alternatively, if the first voltage is greater than the cut-in voltage of diode 312 but less than a sum of the cut-in voltage of diode and the turn-off voltage of memory element 302, the memory device may determine the value of a bit stored by memory cell 300 based on a current flowing from wordline 308 to bitline 316 as was described above in relation to FIG. 3.


It may be desirable to ensure that values stored by memory cells 402, 404, 406, 408, 410, 412, 414, and 416 are not disturbed while writing or reading memory cell 300. To avoid disturbances, bitlines and wordlines of the memory device may be configured with particular voltages.


For example, when writing a “0” into memory cell 300, bitlines 314 and 316 may be at a lower potential than wordline 308. Since memory cells 408 and 410 are also connected to bitlines 314 and 316, wordlines 418 and 420 may be configured to be at substantially the same potential as bitlines 314 and 316 to hinder current from flowing from wordline 418 and/or wordline 420 to bitline 314 and/or bitline 316.


Furthermore, it may be desirable to hinder currents from flowing from wordline 308 into memory cells 404 and 414. To do so, bitlines 426 and 430 may be configured to be at substantially the same potential as wordline 308 to hinder current from flowing from wordline 308 to bitline 426 via memory cell 404 and to hinder current from flowing from wordline 308 to bitline 430 via memory cell 414. In addition, bitlines 424 and 428 may be configured at a lower potential than wordline 308 so that current is hindered from flowing from bitline 424 to wordline 308 through memory cell 404 and from bitline 428 to wordline 308 through memory cell 414.


Other memory cells not connected to either wordline 308 or bitlines 314 and 316 (i.e., memory cells 402, 406, 412, and 416) may be configured to hinder consumption of current as is illustrated in FIG. 6. For example, bitlines 424 and 428 may be configured at the same potential as wordlines 418 and 420 to hinder current from flowing through left-hand diodes of memory cells 402, 406, 412, and 416. Furthermore, bitlines 426 and 430 and wordlines 418 and 420 may be configured to reverse bias right-hand diodes of memory cells 402, 406, 412, and 416.


The above discussion has assumed that memory element 302 is configured so that memory element 302 changes to a low-resistance state when a voltage greater than the turn-on voltage of memory element 302 is applied between electrodes 306 and 304 so that electrode 306 is at a higher potential than electrode 304. Similarly, the above discussion has assumed that memory element 302 changes to a high-resistance state when a voltage greater than the turn-off voltage of memory element 302 is applied across electrodes 304 and 306 so that electrode 304 is at a higher potential than electrode 306.


However, memory element 302 may be reversed so that memory element 302 changes to a high-resistance state when a voltage greater than the turn-off voltage of memory element 302 is applied between electrodes 306 and 304 so that electrode 306 is at a higher potential than electrode 304. In this configuration, memory element 302 may change to a low-resistance state when a voltage greater than the turn-on voltage of memory element 302 is applied across electrodes 304 and 306 so that electrode 304 is at a higher potential than electrode 306.


Furthermore, the above discussion has assumed that a high-resistance state of memory element 302 corresponds to a bit value of “0” and that a low-resistance state of memory element 302 corresponds to a bit value of “1.” However, as was mentioned above, memory devices may be constructed based on an understanding that the high-resistance state of memory element 302 corresponds to a bit value of “1” and that the low-resistance state of memory element 302 corresponds to a bit value of “0” without changing the principles of writing and reading memory cell 300.


The above discussion has referred to a memory element having a high resistance state and a low resistance state. However, in some embodiments of the invention, a memory element may be configurable in more than two different resistive states. Such a memory element may store more than one bit of information and may be used in a memory cell such as memory cell 300. Each of a plurality of different programming voltages may correspond to a different one of a plurality of different resistive states of the memory element.


The methods of programming memory cell 300 described above may be adapted to program a memory element having more than one resistive state by applying one of the plurality of programming voltages to the memory element in order to configure the memory element in the resistive state corresponding to the applied programming voltage. Furthermore, the methods of reading memory cell 300 described above may be adapted to read the memory element by comparing a current resulting from a voltage applied to the memory element to a plurality of different reference currents to determine in which of the plurality of different resistive states the memory cell is configured.


In compliance with the statute, the subject matter disclosed herein has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the claims are not limited to the specific features shown and described, since the means herein disclosed comprise example embodiments. The claims are thus to be afforded full scope as literally worded, and to be appropriately interpreted in accordance with the doctrine of equivalents.

Claims
  • 1. A memory cell comprising: a memory element comprising a first electrode and a second electrode, and wherein the memory element is configured to have different memory states at a plurality of different moments in time;a wordline coupled with the first electrode of the memory element;a plurality of bitlines that are selectively electrically coupled with the second electrode of the memory element; andwherein each of the bitlines is provided at a first voltage potential at one of the moments in time and the wordline is provided at a second voltage potential that is different than the first voltage potential at the one moment in time to either read the memory state of the memory element at the one moment in time or write the memory element to one of the memory states at the one moment in time.
  • 2. The memory cell of claim 1 wherein the memory element is configured to have different electrical resistances in the different memory states.
  • 3. The memory cell of claim 1 further comprising: a first selectively conductive device configured to selectively electrically couple a first of the bitlines with the second electrode of the memory element; anda second selectively conductive device configured to selectively electrically couple a second of the bitlines with the second electrode of the memory element.
  • 4. The memory cell of claim 3 wherein the first and second electrically conductive devices are diodes.
  • 5. The memory cell of claim 1 wherein the provision of the bitlines at the first voltage potential electrically couples only one of the bit lines with the second electrode of the memory element.
  • 6. The memory cell of claim 1 wherein the bitlines are provided at the first voltage potential and the wordline is provided at the second voltage potential to read the memory state of the memory element at the one moment in time.
  • 7. The memory cell of claim 1 wherein the bitlines are provided at the first voltage potential and the wordline is provided at the second voltage potential to write the memory element to the one memory state at the one moment in time.
  • 8. A memory device comprising: a plurality of wordlines;a plurality of bitlines;a plurality of memory cells individually configured to have a plurality of different memory states;wherein each of the memory cells is electrically coupled with one of the wordlines and with different ones of the bit lines at a plurality of different moments in time, and wherein the different ones of the bitlines are provided at a first voltage potential at one of the moments in time that is different from a second voltage potential that is provided to the one wordline at the one moment in time to either: write the respective memory cell to one of the memory states at the one moment in time; orread the memory state of the respective memory cell at the one moment in time.
  • 9. The device of claim 8 wherein each of the memory cells is configured to have different electrical resistances in the different memory states.
  • 10. The device of claim 8 wherein each of the memory cells comprises a first selectively conductive device configured to selectively electrically couple a first of the bitlines with the memory cell and a second selectively conductive device configured to selectively electrically couple a second of the bitlines with the memory cell.
  • 11. The device of claim 10 wherein the first and second electrically conductive devices are diodes.
  • 12. The device of claim 8 wherein the provision of the bitlines at the first voltage potential electrically couples only one of the bit lines with the respective memory cell.
  • 13. The device of claim 8 wherein the bitlines are provided at the first voltage potential and the wordline is provided at the second voltage potential to read the memory state of the respective memory cell at the one moment in time.
  • 14. The device of claim 8 wherein the bitlines are provided at the first voltage potential and the wordline is provided at the second voltage potential to write the respective memory cell to the one memory state at the one moment in time.
  • 15. The device of claim 8 wherein each of the memory cells is configured to change between the one memory state and another of the memory states a plurality of different times.
  • 16. The device of claim 8 wherein each memory cell has a memory element comprising a first electrode and a second electrode, and wherein the one wordline is coupled with the first electrode of the memory element of the respective memory cell and the different bitlines are selectively electrically coupled with the second electrode of the memory element of the respective memory cell.
  • 17. A memory cell operational method comprising: selectively electrically coupling a first electrode of a memory element with different ones of a plurality of bitlines at different moments in time;providing the bitlines at a first voltage potential at one of the moments in time;providing a wordline that is electrically coupled with a second electrode of the memory element at a second voltage potential at the one moment in time, wherein the first and second voltage potentials are different; andwherein the providings of the bitlines at the first voltage potential and the wordline at the second voltage potential either: write the memory element to one of a plurality of different memory states at the one moment in time; orread the memory state of the memory element at the one moment in time.
  • 18. The method of claim 17 wherein the memory element is configured to have different electrical resistances in the different memory states.
  • 19. The method of claim 17 wherein the selectively electrically coupling comprises selectively electrically coupling using a plurality of selectively conductive devices that are coupled with the first electrode of the memory element and respective ones of the bitlines.
  • 20. The method of claim 17 wherein the providing the bitlines at the first voltage potential electrically couples only one of the bit lines with the first electrode of the memory element.
  • 21. The method of claim 17 wherein the providings of the bitlines at the first voltage potential and the wordline at the second voltage potential comprise providings to read the memory state of the memory element at the one moment in time.
  • 22. The method of claim 17 wherein the providings of the bitlines at the first voltage potential and the wordline at the second voltage potential comprise providings to write the memory element to the one memory state at the one moment in time.
RELATED PATENT DATA

This application is a continuation of and claims priority to U.S. patent application Ser. No. 16/384,557, filed Apr. 15, 2019, which is a continuation of and claims priority to U.S. patent application Ser. No. 15/798,166, filed Oct. 30, 2017, now U.S. Pat. No. 10,262,734, issued Apr. 16, 2019, which is a continuation of and claims priority to U.S. patent application Ser. No. 15/084,191, filed Mar. 29, 2016, now U.S. Pat. No. 9,805,792, issued Oct. 31, 2017, which is a continuation of and claims priority to U.S. patent application Ser. No. 13/292,680, filed Nov. 9, 2011, now U.S. Pat. No. 9,343,145, issued May 17, 2016, which is a continuation of and claims priority to U.S. patent application Ser. No. 12/833,810, filed Jul. 9, 2010, now U.S. Pat. No. 8,154,906, issued Apr. 10, 2012, and which is a continuation of and claims priority to U.S. patent application Ser. No. 12/014,232, filed Jan. 15, 2008, now U.S. Pat. No. 7,768,812, issued Aug. 3, 2010, the teachings of which are incorporated herein by reference.

US Referenced Citations (334)
Number Name Date Kind
4715685 Yaniv et al. Dec 1987 A
4964080 Tzeng Oct 1990 A
5049970 Tanaka Sep 1991 A
5122476 Fazan et al. Jun 1992 A
6034882 Johnson et al. Mar 2000 A
6218696 Radius Apr 2001 B1
6432767 Torii et al. Aug 2002 B2
6524867 Yang et al. Feb 2003 B2
6552952 Pascucci Apr 2003 B2
6687147 Fricke et al. Feb 2004 B2
6693821 Hsu et al. Feb 2004 B2
6693846 Fibranz Feb 2004 B2
6717881 Ooishi Apr 2004 B2
6753561 Rinerson et al. Jun 2004 B1
6753562 Hsu et al. Jun 2004 B1
6757188 Perner et al. Jun 2004 B2
6778421 Tran Aug 2004 B2
6785159 Tuttle Aug 2004 B2
6806531 Chen et al. Oct 2004 B1
6834008 Rinerson et al. Dec 2004 B2
6873544 Perner et al. Mar 2005 B2
6905937 Hsu et al. Jun 2005 B2
6930324 Kowalski et al. Aug 2005 B2
6940113 Hsu et al. Sep 2005 B2
6946702 Jang Sep 2005 B2
6950369 Kunikiyo et al. Sep 2005 B2
6955992 Zhang et al. Oct 2005 B2
6958273 Chen et al. Oct 2005 B2
6961258 Lowrey Nov 2005 B2
6970375 Rinerson et al. Nov 2005 B2
6972211 Hsu et al. Dec 2005 B2
6985374 Yamamura Jan 2006 B2
7002197 Perner et al. Feb 2006 B2
7005350 Walker et al. Feb 2006 B2
7009278 Hsu Mar 2006 B2
7026911 Aono et al. Apr 2006 B2
7029924 Hsu et al. Apr 2006 B2
7029925 Celii et al. Apr 2006 B2
7035141 Tripsas et al. Apr 2006 B1
7046550 Reohr et al. May 2006 B1
7050316 Lin et al. May 2006 B1
7067862 Rinerson et al. Jun 2006 B2
7085167 Lee et al. Aug 2006 B2
7098438 Frazier Aug 2006 B1
7109544 Schloesser et al. Sep 2006 B2
7123535 Kurotsuchi et al. Oct 2006 B2
7149108 Rinerson et al. Dec 2006 B2
7167387 Sugita et al. Jan 2007 B2
7180160 Ferrant et al. Feb 2007 B2
7187201 Trimberger Mar 2007 B1
7193267 Hsu et al. Mar 2007 B2
7205238 Pan et al. Apr 2007 B2
7233024 Scheuerlein et al. Jun 2007 B2
7236389 Hsu Jun 2007 B2
7247876 Lowrey Jul 2007 B2
7273791 Basceri et al. Sep 2007 B2
7323349 Hsu et al. Jan 2008 B2
7335906 Toda Feb 2008 B2
7388775 Bedeschi et al. Jun 2008 B2
7393785 Uhlenbrock et al. Jul 2008 B2
7405967 Kozicki et al. Jul 2008 B2
7459715 Toda et al. Dec 2008 B2
7459716 Toda et al. Dec 2008 B2
7465675 Gwan-Hyeob Dec 2008 B2
7473982 Aono et al. Jan 2009 B2
7489552 Kurotsuchi et al. Feb 2009 B2
7525410 Aono et al. Apr 2009 B2
7538338 Rinerson et al. May 2009 B2
7544987 Lu et al. Jun 2009 B2
7557424 Wong et al. Jul 2009 B2
7560815 Vaartstra et al. Jul 2009 B1
7570511 Cho et al. Aug 2009 B2
7639523 Celinska et al. Dec 2009 B2
7666526 Chen et al. Feb 2010 B2
7671417 Yoshida et al. Mar 2010 B2
7679812 Sasagawa et al. Mar 2010 B2
7687793 Harshfield et al. Mar 2010 B2
7687840 Shinmura Mar 2010 B2
7696077 Liu Apr 2010 B2
7700935 Kim et al. Apr 2010 B2
7727908 Ahn et al. Jun 2010 B2
7751163 Duch et al. Jul 2010 B2
7755076 Lung Jul 2010 B2
7768812 Liu Aug 2010 B2
7772580 Hofmann et al. Aug 2010 B2
7777215 Chien et al. Aug 2010 B2
7799672 Hashimoto et al. Sep 2010 B2
7807995 Mikawa et al. Oct 2010 B2
7838861 Klostermann Nov 2010 B2
7842991 Cho et al. Nov 2010 B2
7864568 Fujisaki et al. Jan 2011 B2
7898839 Aoki Mar 2011 B2
7907436 Maejima et al. Mar 2011 B2
7910909 Kim et al. Mar 2011 B2
7948784 Kajigaya May 2011 B2
7952914 Baek et al. May 2011 B2
7990754 Azuma et al. Aug 2011 B2
8021897 Sills et al. Sep 2011 B2
8034655 Smythe et al. Oct 2011 B2
8043926 Cho et al. Oct 2011 B2
8048755 Sandhu et al. Nov 2011 B2
8094477 Maejima Jan 2012 B2
8098520 Seigler et al. Jan 2012 B2
8106375 Chen et al. Jan 2012 B2
8114468 Sandhu et al. Feb 2012 B2
8124968 Koo et al. Feb 2012 B2
8154908 Maejima et al. Apr 2012 B2
8154909 Azuma et al. Apr 2012 B2
8295077 Murooka Oct 2012 B2
8355274 Arita Jan 2013 B2
8411477 Tang et al. Apr 2013 B2
8427859 Sandhu et al. Apr 2013 B2
8431458 Sills et al. Apr 2013 B2
8436414 Tanaka et al. May 2013 B2
8536556 Fukumizu Sep 2013 B2
8537592 Liu Sep 2013 B2
8542513 Tang et al. Sep 2013 B2
8611121 Ahn et al. Dec 2013 B2
8652909 Sills et al. Feb 2014 B2
8743589 Sandhu et al. Jun 2014 B2
8791447 Liu et al. Jul 2014 B2
8854863 Liu Oct 2014 B2
9805792 Liu Oct 2017 B2
10790020 Liu Sep 2020 B2
20020018355 Johnson Feb 2002 A1
20020034117 Okazawa Mar 2002 A1
20020079524 Dennison Jun 2002 A1
20020098676 Ning et al. Jul 2002 A1
20020196695 Pascucci Dec 2002 A1
20030031047 Anthony et al. Feb 2003 A1
20030086313 Asao May 2003 A1
20030174042 Aono et al. Sep 2003 A1
20030174570 Oishi Sep 2003 A1
20030185049 Fricke et al. Oct 2003 A1
20030218902 Pemer et al. Nov 2003 A1
20030218929 Fibranz Nov 2003 A1
20030223283 Kunikiyo Dec 2003 A1
20040002186 Vyvoda et al. Jan 2004 A1
20040090841 Pemer et al. May 2004 A1
20040100835 Sugibayashi et al. May 2004 A1
20040108528 Hsu et al. Jun 2004 A1
20040124407 Kozicki et al. Jul 2004 A1
20040160819 Rinerson et al. Aug 2004 A1
20040188714 Scheuerlein Sep 2004 A1
20040245547 Stipe Dec 2004 A1
20050001257 Schloesser et al. Jan 2005 A1
20050014325 Aono et al. Jan 2005 A1
20050032100 Heath et al. Feb 2005 A1
20050054119 Hsu et al. Mar 2005 A1
20050122771 Chen Jun 2005 A1
20050128799 Kurotsuchi et al. Jun 2005 A1
20050161747 Lung et al. Jul 2005 A1
20050174835 Rinerson et al. Aug 2005 A1
20050180248 Schuerlein Aug 2005 A1
20050205943 Yamada et al. Sep 2005 A1
20050243844 Aono et al. Nov 2005 A1
20050250281 Ufert et al. Nov 2005 A1
20050269646 Yamada Dec 2005 A1
20050275003 Shinmura Dec 2005 A1
20050275042 Hwang Dec 2005 A1
20050287741 Ding Dec 2005 A1
20060023495 Rinerson et al. Feb 2006 A1
20060023498 Asao Feb 2006 A1
20060027893 Meijer et al. Feb 2006 A1
20060035451 Hsu Feb 2006 A1
20060046509 Gwan-Hyeob Mar 2006 A1
20060062049 Lee et al. Mar 2006 A1
20060097238 Breuil et al. May 2006 A1
20060099813 Pan et al. May 2006 A1
20060104111 Tripsas et al. May 2006 A1
20060110878 Lung et al. May 2006 A1
20060160304 Hsu et al. Jul 2006 A1
20060170027 Lee et al. Aug 2006 A1
20060171200 Rinerson Aug 2006 A1
20060181920 Ufert Aug 2006 A1
20060215445 Baek et al. Sep 2006 A1
20060258079 Lung et al. Nov 2006 A1
20060258089 Chung-Zen Nov 2006 A1
20060274593 Kurotsuchi et al. Dec 2006 A1
20060284157 Chen et al. Dec 2006 A1
20060284242 Jo Dec 2006 A1
20060285393 Paillet Dec 2006 A1
20060286709 Lung et al. Dec 2006 A1
20070010082 Pinnow et al. Jan 2007 A1
20070015330 Li et al. Jan 2007 A1
20070019923 Sasagawa et al. Jan 2007 A1
20070034848 Liu Feb 2007 A1
20070041235 Inoue Feb 2007 A1
20070045615 Cho et al. Mar 2007 A1
20070048990 Zhuang et al. Mar 2007 A1
20070086235 Kirn et al. Apr 2007 A1
20070109835 Hsu May 2007 A1
20070120124 Chen et al. May 2007 A1
20070121369 Happ May 2007 A1
20070123039 Elkins et al. May 2007 A1
20070132049 Stipe et al. Jun 2007 A1
20070165434 Lee et al. Jul 2007 A1
20070167008 Hsu et al. Jul 2007 A1
20070171706 Fuji Jul 2007 A1
20070173019 Ho et al. Jul 2007 A1
20070176261 Lung Aug 2007 A1
20070210348 Song et al. Sep 2007 A1
20070224770 Nagashima Sep 2007 A1
20070231988 Yoo et al. Oct 2007 A1
20070246795 Fang et al. Oct 2007 A1
20070257257 Cho et al. Nov 2007 A1
20070258279 Lung et al. Nov 2007 A1
20070267675 Cho et al. Nov 2007 A1
20070268739 Yoo et al. Nov 2007 A1
20070268742 Liu Nov 2007 A1
20070269683 Chen et al. Nov 2007 A1
20070278578 Yoshida et al. Dec 2007 A1
20070285965 Toda et al. Dec 2007 A1
20070295950 Cho et al. Dec 2007 A1
20080001172 Karg et al. Jan 2008 A1
20080008642 Morl et al. Jan 2008 A1
20080012064 Park et al. Jan 2008 A1
20080013363 Kim et al. Jan 2008 A1
20080014750 Nagashima Jan 2008 A1
20080026547 Yin et al. Jan 2008 A1
20080029754 Min et al. Feb 2008 A1
20080029842 Symanczyk Feb 2008 A1
20080036508 Sakamoto Feb 2008 A1
20080048165 Miyazawa Feb 2008 A1
20080049487 Yoshimura et al. Feb 2008 A1
20080062740 Baek et al. Mar 2008 A1
20080070409 Park et al. Mar 2008 A1
20080073635 Kiyotoshi et al. Mar 2008 A1
20080078985 Meyer et al. Apr 2008 A1
20080080229 Choi et al. Apr 2008 A1
20080089105 Ro et al. Apr 2008 A1
20080093591 Khang et al. Apr 2008 A1
20080099753 Song et al. May 2008 A1
20080102278 Kreupl et al. May 2008 A1
20080105862 Lung et al. May 2008 A1
20080106925 Paz De Araujo et al. May 2008 A1
20080123390 Kim et al. May 2008 A1
20080157257 Bertin et al. Jul 2008 A1
20080175031 Park et al. Jul 2008 A1
20080175032 Tanaka et al. Jul 2008 A1
20080185571 Happ et al. Aug 2008 A1
20080185687 Hong et al. Aug 2008 A1
20080212361 Bertin et al. Sep 2008 A1
20080232160 Gopalakrishnan Sep 2008 A1
20080247219 Choi et al. Oct 2008 A1
20080251779 Kakosehke et al. Oct 2008 A1
20080258126 Lung Oct 2008 A1
20080259672 Lung Oct 2008 A1
20080303014 Goux et al. Dec 2008 A1
20090014706 Lung Jan 2009 A1
20090014707 Lu et al. Jan 2009 A1
20090026436 Song et al. Jan 2009 A1
20090057640 Lin et al. Mar 2009 A1
20090059644 Kijigaya et al. Mar 2009 A1
20090072217 Klosterman Mar 2009 A1
20090085121 Park et al. Apr 2009 A1
20090097295 Morimoto Apr 2009 A1
20090141547 Jin et al. Jun 2009 A1
20090168495 Aoki Jul 2009 A1
20090173930 Yasuda Jul 2009 A1
20090180309 Liu Jul 2009 A1
20090207647 Maejima et al. Aug 2009 A1
20090207681 Juengling Aug 2009 A1
20090218557 Sato Sep 2009 A1
20090218558 Park et al. Sep 2009 A1
20090250681 Smythe et al. Oct 2009 A1
20090261314 Kim et al. Oct 2009 A1
20090261343 Hemer et al. Oct 2009 A1
20090267047 Sasago et al. Oct 2009 A1
20090268532 DeAmbroggi et al. Oct 2009 A1
20090272959 Phatak et al. Nov 2009 A1
20090272960 Srinivasan et al. Nov 2009 A1
20090272961 Miller et al. Nov 2009 A1
20090272962 Kumar et al. Nov 2009 A1
20090273087 French et al. Nov 2009 A1
20090278109 Phatak Nov 2009 A1
20090303780 Kasko et al. Dec 2009 A1
20090315090 Weis et al. Dec 2009 A1
20090316467 Liu Dec 2009 A1
20090316474 Cho et al. Dec 2009 A1
20090317540 Sandhu et al. Dec 2009 A1
20090321878 Koo et al. Dec 2009 A1
20090323385 Scheuerlein et al. Dec 2009 A1
20100003782 Sinha et al. Jan 2010 A1
20100008163 Liu Jan 2010 A1
20100044666 Baek et al. Feb 2010 A1
20100046273 Azuma et al. Feb 2010 A1
20100061132 Fujisaki et al. Mar 2010 A1
20100065836 Lee et al. Mar 2010 A1
20100072452 Kim et al. Mar 2010 A1
20100084741 Andres et al. Apr 2010 A1
20100085798 Lu et al. Apr 2010 A1
20100090187 Ahn et al. Apr 2010 A1
20100110759 Jin et al. May 2010 A1
20100123542 Viathyanathan et al. May 2010 A1
20100135061 Li et al. Jun 2010 A1
20100140578 Tian et al. Jun 2010 A1
20100157657 Rinerson et al. Jun 2010 A1
20100157658 Schloss et al. Jun 2010 A1
20100163820 Son Jul 2010 A1
20100163829 Wang et al. Jul 2010 A1
20100172171 Azuma et al. Jul 2010 A1
20100176368 Ko et al. Jul 2010 A1
20100178729 Yoon et al. Jul 2010 A1
20100193758 Tian et al. Aug 2010 A1
20100193761 Amin et al. Aug 2010 A1
20100193762 Hsieh et al. Aug 2010 A1
20100195371 Ohba et al. Aug 2010 A1
20100232200 Shepard Sep 2010 A1
20100237442 Li et al. Sep 2010 A1
20100243980 Fukumizu Sep 2010 A1
20100243983 Chiang et al. Sep 2010 A1
20100258782 Kuse et al. Oct 2010 A1
20100259960 Samachisa Oct 2010 A1
20100259961 Fasoli et al. Oct 2010 A1
20100259962 Tianhong et al. Oct 2010 A1
20110059576 Cho et al. Mar 2011 A1
20110128775 Maejima Jun 2011 A1
20110171836 Xia Jul 2011 A1
20110205783 Murooka Aug 2011 A1
20110249486 Azuma et al. Oct 2011 A1
20110261606 Sandhu et al. Oct 2011 A1
20110261607 Tang et al. Oct 2011 A1
20110193044 Sandhu et al. Nov 2011 A1
20110309322 Hwang Dec 2011 A1
20120119180 Koo et al. May 2012 A1
20120140542 Liu Jun 2012 A1
20120147648 Scheuerlein Jun 2012 A1
20120164798 Sills et al. Jun 2012 A1
20120187363 Liu et al. Jul 2012 A1
20120248399 Sasago et al. Oct 2012 A1
20130021836 Liu Jan 2013 A1
20140247640 Liu Sep 2014 A1
20190244664 Liu Aug 2019 A1
Foreign Referenced Citations (82)
Number Date Country
1339159 Mar 2002 CN
1444284 Sep 2003 CN
1459792 Dec 2003 CN
1624803 Jun 2005 CN
101005113 Dec 2006 CN
101051670 Apr 2007 CN
101034732 Sep 2007 CN
101256831 Sep 2008 CN
101350360 Jan 2009 CN
101546602 Sep 2009 CN
101840995 Sep 2010 CN
200880124714.6 Jul 2012 CN
201180027954.6 May 2014 CN
201180065042.8 May 2015 CN
201180057866.0 Nov 2015 CN
0117045 Aug 1984 EP
1796103 Jun 2007 EP
11792836 Dec 2013 EP
11845727.4 Nov 2014 EP
11834802 Mar 2015 EP
14171745.4 Mar 2015 EP
14171745.4 Dec 2016 EP
21186092 Oct 2021 EP
21186092 Feb 2022 EP
1266513 Mar 1972 GB
2005-175457 Jun 2005 JP
2005-353779 Dec 2005 JP
2006-032729 Feb 2006 JP
2006-040981 Feb 2006 JP
2006-074028 Mar 2006 JP
2006-121044 May 2006 JP
2007-213639 Aug 2007 JP
2008-135744 Jun 2008 JP
2008-192995 Aug 2008 JP
2009-081251 Apr 2009 JP
2009-163867 Jul 2009 JP
2009-267411 Nov 2009 JP
2010-009669 Jan 2010 JP
2010-010688 Jan 2010 JP
2010-192569 Sep 2010 JP
2010-192646 Sep 2010 JP
2010-232214 Oct 2010 JP
2010-263211 Nov 2010 JP
2005-0008353 Jan 2005 KR
2003-0048421 Jun 2006 KR
2006-0087882 Aug 2006 KR
10-0751736 Aug 2007 KR
2007-0111840 Nov 2007 KR
2007-0118865 Dec 2007 KR
2009-0109804 Oct 2009 KR
2010-0078808 Jul 2010 KR
2010-0083402 Jul 2010 KR
097147549 May 2013 TW
100119681 Aug 2013 TW
100135681 Oct 2013 TW
100142963 Aug 2014 TW
101102280 Aug 2014 TW
WO 2006003629 Jan 2006 WO
WO 2008013086 Jan 2008 WO
WO 2008029446 Mar 2008 WO
WO PCTUS2008084422 Mar 2009 WO
WO 2009127187 Oct 2009 WO
WO 2009127187 Oct 2009 WO
WO 2010068221 Jun 2010 WO
WO 2010082922 Jul 2010 WO
WO 2010082923 Jul 2010 WO
WO 2010082928 Jul 2010 WO
WO 2010085241 Jul 2010 WO
WO PCTUS2008084422 Jul 2010 WO
WO 2010087854 Aug 2010 WO
WO 2010101340 Sep 2010 WO
WO 2010117911 Oct 2010 WO
WO PCTUS2011035601 Nov 2011 WO
WO PCTUS2011051785 Apr 2012 WO
WO PCTUS2011059095 May 2012 WO
WO PCTUS2012021168 Jul 2012 WO
WO PCTUS2011066770 Sep 2012 WO
WO PCTUS2011035601 Dec 2012 WO
WO PCTUS2011051785 Apr 2013 WO
WO PCTUS2011059095 Jun 2013 WO
WO PCTUS2011066770 Jun 2013 WO
WO PCTUS2012021168 Aug 2013 WO
Non-Patent Literature Citations (35)
Entry
Baek et al., “Multi-Layer Cross-Point Binary Oxide Resistive Memory (OxRRAM) for Post-NAND Storage Application”, IEEE 2005, United States, 4 pages.
Bedeschi et al., “A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage”, IEEE Journal of Solid-State Circuits vol. 44, No. 1, Jan. 2009, United States, pp. 217-227.
Chen et al., “Non-Volatile Resistive Switching for Advanced Memory Applications”, IEEE, 2005, United States, 4 pages.
Chen et al., “Perovskite RRAM Devices with Metal/Insulator/PCMO/Metal Heterostructures”, IEEE, 2005, United States, pp. 125-128.
Choi et al., “Defect Structure and Electrical Properties of Single-Crystal Ba0.03SR0.97TiO3”, Journal of the American Ceramic Society vol. 71, No. 4, 1988, United Kingdom, pp. 201-205.
Courtade et al., “Microstructure and Resistance Switching in NiO Binary Oxide Films Obtained from Ni Oxidation”, IEEE, 2006, United States, pp. 94-99.
Higaki et al., “Effects of Gas Phase Absorption into Si Substrates on Plasma Doping Process”, IEEE 33rd Conference on European Solid-State Device Research, Sep. 16-18, 2003, Portugal, 4 pages.
Ho et al., “A Highly Reliable Self-Aligned Graded Oxide WOx Resistance Memory: Conduction Mechanisms and Reliability”, IEEE 2007 Symposium on VLSI Technology Digest of Technical Papers, Kyoto, pp. 228-229.
Hosoi et al., “High Speed Unipolar Switching Resistance RAM (RRAM) Technology”, IEEE International Electron Devices Meeting, Dec. 2006, United States, 4 pages.
Hudgens et al., “Overview of Phase-Change Chalcogenide Nonvolatile Memory Technology”, MRS Bulletin, Nov. 2004, United States, pp. 829-832.
Ignatiev et al., “Resistance Non-volatile Memory-RRAM”, Materials Research Society Symposium Proceedings vol. 997, 2007, United States, 9 pages.
Karg et al., “Nanoscale Resistive Memory Device using SrTiO3 Films”, IEEE, 2007, United States, pp. 68-70.
Kau et al., “A Stackable Cross Point Phase Change Memory”, IEEE, 2009, United States, pp. 27.1.1-27.1.4.
Komori et al., “Disturbless Flash Memory due to High Boost Efficiency on BiCS Structure and Optimal Memory Film Stack for Ultra High Density Storage Device”, IEEE International Electron Devices Meeting, Dec. 15-17, 2008, United States, pp. 851-854.
Kooij et al., “Photoselective Metal Deposition on Amorphous Silicon p-i-n Solar Cells”, Electrochemical Society Letters, Journal of the Electrochemical Society vol. 44, No. 10, Oct. 1997, United States, pp. L271-L272.
Kozicki et al., “Non-Volatile Memory Based on Solid Electrolytes”, IEEE Non-Volatile Memory Technology Symposium, Nov. 15-17, 2004, United States, 8 pages.
Kozicki, “Memory Devices Based on Solid Electrolytes”, Materials Research Society Symposium Proceedings vol. 997, 2007, United States, 10 pages.
Lee et al., “2-Stack 1D-1R Cross-Point Structure with Oxide Diodes as Switch Elements for High Density Resistance RAM Applications”, IEEE, 2007, United States, pp. 771-774.
Lee et al., “Resistance Switching of Al Doped ZnO for Non Volatile Memory Applications”, IEEE 21st Non-Volatile Semiconductor Memory Workshop, 2006, Unitd States, 2 pages.
Lin et al., “Effect of Top Electrode Material on Resistive Switching Properties of ZrO2 Film Memory Devices”, IEEE Electron Device Letters vol. 28, No. 5, May 2007, United States, pp. 366-368.
Meyer et al., “Oxide Dual-Layer Memory Element for Scalable Non-Volatile Cross-Point Memory Technology”, IEEE, 2008, United States, 5 pages.
Miyashita et al., “A Novel Bit-Line Process using Poly-Si Masked Dual-Damascene (PMDD) for 0.13 μm DRAMs and Beyond”, IEEE, 2000, United States, pp. 15.4.1-15.4.4.
Muller et al., “Emerging Non-Volatile Memory Technologies”, IEEE, 2003, United States, pp. 37-44.
Oh et al., “Full Integration of Highly Manufacturable 512Mb PRAM based on 90nm Technology”, IEEE, 2006, United States, 4 pages.
Pein et al., “Performance of the 3-D PENCIL Flash EPROM Cell and Memory Array”, IEEE Transaction on Electron Devices vol. 42, No. 11, Nov. 1995, United States, pp. 1982-1991.
Pellizzer et al., “A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications”, IEEE Symposium on VLSI Technology 2006 Digest of Technical Papers, United States, 2 pages. Abstract Only.
Pirovano et al., “Self-Aligned μTrench Phase-Change Memory Cell Architecture for 90nm Technology and Beyond”, IEEE 37th European Solid State Device Research Conference, Sep. 11-13, 2007, Munich, 1 page. Abstract Only.
Scheck et al., “Selective Metal Electrodeposition Through Doping Modulation of Semiconductor Surfaces”, Applied Physics Letters vol. 86, 2005, United States, 3 pages.
Wikipedia, Despotuli et al., “Programmable Metallization Cell”, Dec. 11, 2007, Place of Publication: Internet, pp. 1-4.
Wikipedia; “Programmable Metallization Cell”, Dec. 11, 2007; Downloaded Dec. 13, 2011; http://en.wikipedia.org/wiki/Programmable_metallization_cell.
Wuttig, “Phase-Change Materials: Towards a Universal Memory?”, Nature Materials vol. 4, Apr. 2005, United Kingdom, pp. 265-266.
Xing et al., “Characterization of AlGaN/GaN p-n Diodes with Selectively Regrown n-AlGaN by Metal-Organic Chemical-Vapor Deposition and its Application to GaN-Based Bipolar Transistors”, Journal of Applied Physics vol. 97, 2005, United States, 4 pages.
Yih et al., “SiC/Si Heterojunction Diodes Fabricated by Self-Selective and by Blanket Rapid Thermal Chemical Vapor Deposition”, IEEE Transactions on Electron Devices vol. 41, No. 3, Mar. 1994, United States, pp. 281-287.
Yoon et al., “Vertical Cross-Point Resistance Change Memory for Ultra-High Density Non-Volatile Memory Applications”, IEEE Symposium on VLSI Technology Digest of Technical Papers, Jun. 16-18, 2009, United States, pp. 26-27.
Yu et al., “Structure Effects on Resistive Switching of Al/TiOx/A1 Devices for RRAM Applications” IEEE Electron Device Letters vol. 29, No. 4, Apr. 2008, United States, pp. 331-333.
Related Publications (1)
Number Date Country
20210005259 A1 Jan 2021 US
Continuations (6)
Number Date Country
Parent 16384557 Apr 2019 US
Child 17031454 US
Parent 15798166 Oct 2017 US
Child 16384557 US
Parent 15084191 Mar 2016 US
Child 15798166 US
Parent 13292680 Nov 2011 US
Child 15084191 US
Parent 12833810 Jul 2010 US
Child 13292680 US
Parent 12014232 Jan 2008 US
Child 12833810 US