Claims
- 1. A method of testing an integrated circuit, comprising:performing a test of the integrated circuit; and programming a nonvolatile storage element within the integrated circuit in accordance with a result of said step of performing a test, the nonvolatile storage element being programmed by selectively altering the conductive state of the non-volatile storage element.
- 2. The method according to claim 1, further comprising:reading a value of the nonvolatile storage element; determining a subsequent test step of the integrated circuit device based upon the value read from the nonvolatile storage element.
- 3. The method according to claim 2, wherein the subsequent test step is ejection of the device from a test flow.
- 4. The method according to claim 1, further comprising a step of packaging the integrated circuit.
- 5. The method according to claim 4, wherein said step of programming the nonvolatile storage element occurs after said step of packaging the integrated circuit.
- 6. A method of testing an integrated circuit, comprising:performing a first test of the integrated circuit; programming a plurality of nonvolatile storage elements within the integrated circuit in accordance with a result of said step of performing a test, the plurality of nonvolatile storage elements being programmed by selectively altering the conductive state of the nonvolatile storage elements, reading the result from the plurality of nonvolatile storage elements; and performing a second test of the integrated circuit only when the result indicates successful completion of the first test.
- 7. A method of processing/handling an integrated circuit, comprising:programming a nonvolatile storage element within the integrated circuit in accordance with a predetermined designation, the nonvolatile storage element being programmed by selectively altering the conductive state of the nonvolatile storage element; reading a value from the nonvolatile storage element; and selectively affecting a process/manufacturing/handling flow of the integrated circuit in accordance with the value read from the nonvolatile storage element.
- 8. The method accoiding to claim 7, further comprising preliminary steps of:performing a test of the integrated circuit; and determining said predetermined designation in accordance with a result of said step of performing a test.
- 9. The method according to claim 7, further comprising a preliminary step of determining said predetermined designation representative of a predetermined product type.
- 10. The method according to claim 9 wherein said step of selectively affecting a process/manufacturing/handling flow of the IC comprises channeling said integrated circuit to a given packaging flow in accordance with the value read from the nonvolatile storage element.
- 11. The method according to claim 10 wherein said predetermined product type comprises one of either a Known Good Die or an alternative given packaging type.
- 12. The method according to claim 10 wherein said given packaging flow comprises a packaging flow of the group consisting of a KGD process flow or an alternative packaging type process flow.
- 13. The method according to claim 9 wherein said step of deterning said predetermined designation comprises providing a pait classification as said predetermined designation.
- 14. A method, comprising:reading a value stored in a nonvolatile memory cell of an integrated circuit, the value stored in the nonvolatile memory cell being determined by selectively altering the conductive state of the nonvolatile memory cell; selecting a process step for continuing the manufacture of the integrated circuit, the selecting based on the stored value; and performing the process step with respect to the integrated circuit.
- 15. The method of claim 14 wherein the process step comprises a formation step for forming a portion of the integrated circuit.
- 16. The method of claim 14 wherein the process step comprises a testing step for testing the integrated circuit.
- 17. The method of claim 14 wherein the integrated circuit comprises a semiconductor die that includes the nonvolatile memory cell.
- 18. The method of claim 14 wherein the integrated circuit comprises:a package; and a semiconductor die that includes the nonvolatile memory cell and that is disposed within the package.
- 19. The method of claim 14, further comprising:before the reading, performing a preceding process step with respect to the integrated circuit; determining the value based on the preceding process step; and storing the value in the nonvolatile memory cell.
- 20. The method of claim 14, further comprising before the reading:forming a portion of the integrated circuit; determining the value based on the forming of the poition; and storing the value in the nonvolatile memory cell.
- 21. The method of claim 14, further comprising before the reading:testing the integrated circuit; determining the value based on a result of the testing; and storing the value in the nonvolatile memory cell.
- 22. The method of claim 14, further comprising before the reading:determining the value based on a characteristic of the integrated circuit; and storing the value in the nonvolatile memory cell.
- 23. A method, comprising:forming a layer of conductive material on a substrate of a semiconductor structure; and during the forming of the layer, forming in the layer a read-only storage element having a stored state that describes a characteristic of the semiconductor structure, the stored state being identified by selectively altering the conductive state of the read-only storage element.
- 24. The method of claim 23 wherein the characteristic comprises a process used during the manufacture of the semiconductor structure.
- 25. The method of claim 23 wherein the characteristic comprises a process step that forms a portion of the semiconductor structure.
- 26. The method of claim 23 wherein the characteristic comprises a process step that forms a portion of the semiconductor structure before or concurrently with the layer.
- 27. The method of claim 23 wherein the characteristic comprises a process step that tests the semiconductor structure before or concurrently with the forming of the layer.
- 28. The method of claim 23, further comprising:reading the read-only storage element; and controlling a subsequent portion of the process in response to the state of the read-only storage element.
- 29. A method for forming an integrated circuit, comprising:forming on a substrate a plurality of conductive layers; forming in a first of the layers a first portion of a storage element; forming in a second of the layers a second portion of the storage element such that first and second portions of the storage element together define a state that describes a characteristic of the integrated circuit, the state being identified by selectively altering the conductive state of the first or second portions of the storage element.
- 30. The method of claim 29 wherein the connecting comprises serially connecting the first portion to the second portion.
- 31. The method of claim 29, further comprising forming the storage element having more than two portions, no more than one of the portions formed in each of the conductive layers.
- 32. The method of claim 29, further comprising:reading the storage element; and forming a portion of the integrated circuit in response to the state of the read-only storage element.
- 33. A method for forming a semiconductor device, comprising:forming on a substrate a first plurality of conductive layers; and forming in one or more of the conductive layers a storage module that stores data that describes a characteristic of the semiconductor device, the module including a second plurality of electrically and parallel coupled storage elements, each of the storage elements including multiple electrically and serially intercoupled storage links, the data being stored by selectively altering the conductive state of the storage link.
- 34. The method of claim 33, further comprising:forming each of the storage links of each of the storage elements in a different one of the conductive layers; and selectively altering the conductive state in one or more of the storage links in only one layer during the formation of the layer to change the data.
- 35. The method of claim 34 wherein the forming the storage module comprises:forming one of the storage elements in a conducting state; and forming remaining ones of the storage elements in a nonconducting state by forming one nonconducting storage link in each of the remaining storage elements, each nonconducting storage link formed in a different one of the layers such that each layer contains a nonconducting storage link from at most one of the storage elements.
- 36. The method of claim 34 wherein the forming the storage module comprises forming each of said storage elements in a nonconducting state by forming one nonconducting storage link in each of the storage elements, each nonconducting storage link formed in a different one of said layers such that each layer contains a nonconducting storage link from no more than one of the storage elements.
- 37. The method of claim 34, further comprising:reading the storage module; and testing the semiconductor device in response to the data stored in the storage module.
- 38. A method for forming a semiconductor structure, comprising:forming a conductive layer on a substrate using a mask; forming in the conductive layer one or more read-only storage elements each having a predetermined digital state, the predetermined digital states being determined by selectively altering the conductive state of the storage elements together identifying the mask; reading the storage elements; and controlling a portion of a process used to manufacture the semiconductor structure in response to the predetermined digital states, the portion being before or concurrent with the forming the conductive layer.
- 39. The method of claim 38, further comprising:forming each of a plurality of conductive layers on the substrate using a mask that is different from masks used to form other of the conductive layers; and forming in each conductive layer one or more read-only storage elements each having a respective predetermined digital state, the predetermined digital states of the storage elements in each respective conductive layer together identifying the mask used to form the respective conductive layer.
- 40. A method for forming an integrated device, comprising:forming on a substrate a plurality of conductive layers; forming in each conductive layer one or more read-only storage elements that together permanently store a desired data value pertaining to the conductive layer, the value stored in the one or more read-only storage elements being determined by selectively altering the conductive state of the one or more read-only storage elements; reading the data value; and controlling a process used during the manufacture of the integrated device in response to the data value.
- 41. The method of claim 40 wherein the data value comprises a digital version number of a mask used to form the conductive layer.
CROSS-REFERENCE TO RELATED APPLICATION
This application is a divisional of U.S. patent application Ser. No. 09/032,417, filed Feb. 27, 1998, now U.S. Pat. No. 6,194,738 which is a continuation-in-part of U.S. patent application Ser. No. 08/591,238, filed Jul. 25, 1996, now abandoned and Ser. No. 08/664,109, filed Jun. 13, 1996, now U.S. Pat. No. 5,895,962.
US Referenced Citations (19)
Continuation in Parts (2)
|
Number |
Date |
Country |
Parent |
08/591238 |
Jul 1996 |
US |
Child |
09/032417 |
|
US |
Parent |
08/664109 |
Jun 1996 |
US |
Child |
08/591238 |
|
US |