Claims
- 1. Device for interconnecting semiconducting plates (P), each containing at least one integrated circuit and comprising electrical connecting contacts (P.sub.C) wherein the plates (P) are separated from and made solid with each other by being embedded and enveloped in an electrically insulating material (D) and are arranged with said material in the form of a solid stack having faces with said electrically insulating material on said faces, the electrical connecting contacts (P.sub.C) of the plates being joined electrically by conductors (F) extending to some of the faces of the stack, and the electrical linking of the conductors (F) together is performed by connections (C) on the electrically insulating faces of the stack, these connections being arranged on at least two faces of the stack.
- 2. Device according to claim 1, wherein at least one of the faces of the stack, called the base (B), does not comprise conductors (F), that the stack comprises stack contacts (P.sub.E) formed on its surface in the vicinity of the base, intended for connecting the stack with outside circuits, and that the connections (C) ensure furthermore linking of the conductors with the stack contacts.
- 3. Device according to claim 1, wherein the conductors (F) are wires.
- 4. Device according to claim 1, wherein the conductors (F) are strips.
- 5. Device according to claim 3, wherein the conductors (F) are individually insulated.
- 6. Device according to claim 1, wherein the connections (C) are conductive strips deposited on the stack faces.
- 7. Device according to claim 1, wherein the conductors (F) are formed in grooves in the stack and are flush with the adjacent surface of the stack, the grooves being filled with a conductive material.
- 8. The device according to claim 1 wherein the connections (C) are formed in grooves in the stack, the grooves being filled with a conductive material, and said material in the grooves being flush with the face of the stack.
- 9. The device according to claim 1 wherein the conductors (F) are embedded in the insulating material (D) and in a region of the face protrude from said material, said material being absent from the region immediately surrounding the protruding end of the conductor, with said absent insulating material (81) forming an indentation from said face, whereby said electrical connections (C) make a good electrical contact with said protruding end of said conductors.
- 10. The device according to claim 1 wherein the conductors (F) are embedded in the insulating material (D), and which material is absent from an area (81) immediately surrounding the conductor at the face, so that the conductor protrudes into the area, said area being lined with a metallic conductive layer (92), and with an insulating material (95) thereon flush with said face.
- 11. The device according to claim 10 wherein said area is a groove extending along said face.
- 12. Device for interconnecting semiconducting plates (P), each containing at least one integrated circuit and comprising electrical connecting contacts (P.sub.C) wherein the plates (P) are separated from and made solid with each other by being embedded and enveloped in an electrically insulating material (D) and are arranged with said material in the form of a solid stack with surfaces of said electrically insulating material (D), the electrical connecting contacts (P.sub.C) of the plates being joined electrically by conductors (F) extending to outer faces of some of the surfaces of the stack, and the electrical linking of the conductors (F) together is performed by connections (C) on the outer surfaces of the electrically insulating faces of the stack, these connections being arranged on at least two faces of the stack.
- 13. Device for interconnecting semiconducting chips, comprising a plurality of chips (P) each containing at least one integrated circuit and connecting contacts (P.sub.C), the chips (P) being made solid with each other with the help of an insulating material (D) in order to form a stack, the connecting contacts (P.sub.C) of the chips being joined electrically by conductors (F) to at least some of the faces of the stack, the electrical linking of the conductors (F) together being performed by connections (C) on the faces of the stack, at least some of these connections being arranged on at least two faces of the stack and these connections consist of a conducting layer (92) arranged in a groove (81) joining the conductors together.
Priority Claims (1)
| Number |
Date |
Country |
Kind |
| 90 15473 |
Dec 1990 |
FRX |
|
Parent Case Info
This application is a continuation of application Ser. No. 08/289,855, filed Aug. 12, 1994 now abandoned which is a continuation of application Ser. No. 07/920,482 filed as PCT/FR91/00978 Dec. 6, 1991 now abandoned.
US Referenced Citations (16)
Foreign Referenced Citations (12)
| Number |
Date |
Country |
| 0019186 |
Nov 1980 |
EPX |
| 0354708 |
Aug 1989 |
EPX |
| 0490739 |
Dec 1991 |
EPX |
| 2645681 |
Oct 1990 |
FRX |
| 3233195 |
Mar 1983 |
DEX |
| 0160641 |
Aug 1985 |
JPX |
| 0156348 |
Jun 1988 |
JPX |
| 1123427 |
May 1989 |
JPX |
| 3064934 |
Mar 1991 |
JPX |
| 3116860 |
May 1991 |
JPX |
| 0232256 |
Oct 1991 |
JPX |
| 2000909 |
Jan 1979 |
GBX |
Non-Patent Literature Citations (3)
| Entry |
| Val `3-D Interconnection for Ultra-Dense Multichip Modules` pp. 814-821, 1990. |
| Val `3-D Interconnection for Ultra-Dense Multichip Modules` 40th EEE Conf. pp. 539-547, 1990. |
| `Semiconductor Europa--the shape of things to come` Electronic Engineering pp. 49-55, May 1990. |
Continuations (2)
|
Number |
Date |
Country |
| Parent |
289855 |
Aug 1994 |
|
| Parent |
920482 |
Aug 1992 |
|