This application is a continuation of U.S. patent application Ser. No. 09/047,760 now U.S. Pat. No. 6,167,541, filed Mar. 24, 1998.
Number | Name | Date | Kind |
---|---|---|---|
3983544 | Dennison et al. | Sep 1976 | A |
4198694 | Eaton et al. | Apr 1980 | A |
4460999 | Schmidt | Jul 1984 | A |
4586178 | Bosse | Apr 1986 | A |
4627053 | Yamaki et al. | Dec 1986 | A |
4639915 | Bosse | Jan 1987 | A |
4736373 | Schmidt | Apr 1988 | A |
4833652 | Isobe et al. | May 1989 | A |
5107459 | Chu et al. | Apr 1992 | A |
5159415 | Min | Oct 1992 | A |
5280205 | Green et al. | Jan 1994 | A |
5291045 | Atsumi | Mar 1994 | A |
5363382 | Tsukakoshi | Nov 1994 | A |
5455802 | McClure | Oct 1995 | A |
5541862 | Bright et al. | Jul 1996 | A |
5561671 | Akiyama | Oct 1996 | A |
5577050 | Bair et al. | Nov 1996 | A |
5596539 | Passow et al. | Jan 1997 | A |
5604705 | Ackland et al. | Feb 1997 | A |
5631868 | Termullo, Jr. et al. | May 1997 | A |
5671185 | Chen et al. | Sep 1997 | A |
5694359 | Park | Dec 1997 | A |
5701270 | Rao | Dec 1997 | A |
5748872 | Norman | May 1998 | A |
H1741 | Cruts | Jul 1998 | H |
5835409 | Lambertson | Nov 1998 | A |
5866928 | Siek | Feb 1999 | A |
5883899 | Dahlman et al. | Mar 1999 | A |
5898742 | Van Der Werf | Apr 1999 | A |
5917211 | Murata et al. | Jun 1999 | A |
5920575 | Gregor et al. | Jul 1999 | A |
5956275 | Duesman | Sep 1999 | A |
5958075 | Wendell | Sep 1999 | A |
5983366 | King | Nov 1999 | A |
5991907 | Stroud et al. | Nov 1999 | A |
6000947 | Minne et al. | Dec 1999 | A |
6014762 | Sanghani et al. | Jan 2000 | A |
6052328 | Ternullo et al. | Apr 2000 | A |
Entry |
---|
Satoh, H. et al (A 209 k-transistor ECL gate array with RAM; IEEE; on pp.: 184-185, 335; Feb. 15-17, 1989).* |
Takashima, D. et al (Open/folded bit-line arrangement for ultra-high-density DRAM's; IEEE; on Pages: on pp.: 539-542; Apr. 1994).* |
Lu et al., (Explosion of Poly-Silicide Links in Laser Programmable Redundance for VLSI Memory Repair, IEEE, 1989). |
Kirihata et al., (Flexible Test Mode Approach for 256-Mb DRAM, IEEE, 1997). |
Takanami et al., (Reconfigurable Fault Tolerant Binary Tree-Implementation in Two-Dimensional Arrays an Reliability Analysis, IEEE, 1994). |
Chang et al., (Loop-Based Design and Reconfiguration of Wafer-Scale Linear Arrays with High Harvest Rages, IEEE, 1991). |
Al-Assadi et al., (Modeling of Intra-Cell Defects in CMOS SRAM, IEEE, 1993). |
Dufort et al., (Test Vehicle for a Wafer-Scale Field Programmable Gate Array, IEEE, 1995). |
Number | Date | Country | |
---|---|---|---|
Parent | 09/047760 | Mar 1998 | US |
Child | 09/749854 | US |