D. Hisamoto, et al., "Metallized Ultra-Shallow-Junction Device Technology for . . . " IEEE Transactions on Electron Devices, vol. 41, No. 5, May 1994, pp. 745-750. |
Y. Nakamura, et al., "Surface Reaction Controlled W-CVD Technology for 0.1um . . . ". |
T. Kosugi, et al., "Novel Si Surface Cleaning Technology with Plasma Hydrogenation and Its . . . ", 1995 Symposium on VLSI Technology Digest of Technical Papers, pp. 41-42. |
M. Sekine, et al., "Self-Aligned Tungsten Strapped Source/Drain and Gate Technology . . . ", IEEE, International Electron Devices Meeting 1994, Technical Digest, pp. 19.3.1-19.3.4. |
Y. Nakamura, et al., "Mechanism Causing p+/n+ Growth Differences and Encroachment in Selective W-stacked CMOS Applications", Semiconductor Development Center, Semiconductor & Integrated Circuits Div., Hitachi, Ltd., pp. 1-6. |
D. Hisamoto, et al., "High-Performance Sub-0.1-um CMOS with Low-Resistance T-Shaped Gated Fabricated by Selective CVD-W", 1995 Symposium on VLSI Technology, Digest of Technical Papers, IEEE, pp. 115-116. |