Sakao, A Capacitor Over Bit-Line (COB) Cell with a Hemispherical-Grain Storage Node for 64MbDRAMS, International Electronic Device Meeting (IEDM), Dec. 1990, pp. 655-657. |
Yoshimaru, Rugged Surface Poly-Si Electrode and Low Temperature Deposited Si.sub.3 N.sub.4 for 65 Mb and Beyond STC DRAM Cell, International Electronic Device Meeting (IEDM), Dec. 1990, pp. 659-661. |
Fazan, Thin Nitride Films on Textured Polysilicon to Increase Multimegabit DRAM Cell Charge Capacity, IEEE Electron Device Letters, vol. 11, No. 7, Jul. 1990, pp. 279-281. |
T. Mine, S. Iijima, J. Yugami, K. Ohga & T. Morimoto, "Capacitance-Enhanced Stacked-Capacitor with Engraved Storage Electrode for Deep Submicron DRAMs", 21st Conference on Solid State Devices and Materials, Tokyo, 1989, pp. 137-140. |
M. Olcer, H. J. Buhlmann, & M. Illegems, "Enhanced Current Injection in Thermal Oxides Grown on Texturized Silicon", Journal of the Electrochemical Society, vol. 133, No. 3, Mar. 1986, pp. 621-627. |
Y. Fong, A. T. Wu, R, Moazzami, P. K. Ko, & C. Hu, "Oxides Grown on Textured Single-Crystal Silicon for Low Programming Voltage Non-Volatile Memory Applications", Proceedings of 1987 I.E.D.M., pp. 87-899 through 87-891. |
T. Ema, S. Kawanago, T. Nishi, S. Yoshida, H. Nishibe, T. Yabu, Y. Kodama, T. Nakano & M. Taguchi, "3-Dimensional Stacked Capacitor Cell for 16M and 64M DRAMS", Proceedings of 1988, I.E.D.M., pp. 88-592 through 88-595. |
S. Inoue, K. Hieda, A. Nitayama, F. Horiguchi & F. Masuoka, "A Spread Stacked Capacitor (SSC) Cell for 64MBIT DRAMs", Proceedings of 1989, I.E.D.M., pp. 89-31 through 89-34. |