Number | Name | Date | Kind |
---|---|---|---|
4489482 | Keyser et al. | Dec 1984 | A |
4915779 | Srodes et al. | Apr 1990 | A |
5434104 | Cain et al. | Jul 1995 | A |
5946589 | Ng et al. | Aug 1999 | A |
6037257 | Chiang et al. | Mar 2000 | A |
6242338 | Liu et al. | Jun 2001 | B1 |
6271591 | Dubin et al. | Aug 2001 | B1 |
Entry |
---|
Clevenger, et al., “A Novel Low Temperature CVD/PVD A1 Filling Process for Producing Highly Reliable 0.175 μm wiring/0.35 μm pitch Dual Damascene Interconnections in Gigabit Scale DRAMS”, IBM/Siemens, DRAM Development Alliance. |