S. Wolf, Silicon Processing for the VLSI Era, vol. 3--The Submicron MOSFET, pp. 128,311-312. |
Lee, et al., 1988, A Selective CVD Tungsten Local Interconnect Technology, IEDM, pp. 450-453. |
Chatterjee, et al., 1997, Sub-100nm Gate Length Metal Gate NMOS Transistors Fabricated by a Replacement Gate Process, IEDM. |
Cleemput, et al., Jul. 1997, HDPCVD Films Enabling Shallow Trench Isolation, Semiconductor International, pp. 179-186. |
Gail Robinson, Sep. 29, 1997. Silicide phase change used to break connections--PROM fuse design scales to sub-0.25 micron, EE Times, Issue 973. |
Gail Robinson, Sep. 29, 1997, `Disposable` polysilicon approach sidesteps high-temperature problems--Process variation offers low-resistance gates, EE Times, Issue 973. |
Subbanna, S. et al., "A High-Density 6.9 Sq. Mu M Embedded SRAM Cell in a High Performance 0.25 Mu M-Generation CMOS Logic Technology", 1996. |
Subbanna, S. et al., "A Novel Borderless Contact/Interconnect Technology Using Aluminum Oxide Etch Stop for High Performance SRAM and Logic", 1993. |