This application is a continuation-in-part of co-pending and commonly assigned application Ser. No. 10/116,497, filed Apr. 2, 2002, the entire disclosure of which is incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
3271591 | Ovshinsky | Sep 1966 | A |
3530441 | Ovshinsky | Sep 1970 | A |
3641516 | Castrucci et al. | Feb 1972 | A |
4499557 | Holmberg et al. | Feb 1985 | A |
4599705 | Holmberg et al. | Jul 1986 | A |
5335219 | Ovshinsky et al. | Aug 1994 | A |
5751012 | Wolstenholme et al. | May 1998 | A |
5821558 | Han et al. | Oct 1998 | A |
6034882 | Johnson et al. | Mar 2000 | A |
6111302 | Zhang et al. | Aug 2000 | A |
6185122 | Johnson et al. | Feb 2001 | B1 |
6251710 | Radens et al. | Jun 2001 | B1 |
6351406 | Johnson et al. | Feb 2002 | B1 |
6372633 | Maydan et al. | Apr 2002 | B1 |
6380003 | Jahnes et al. | Apr 2002 | B1 |
6576969 | Tran et al. | Jun 2003 | B2 |
6625059 | Sharma et al. | Sep 2003 | B1 |
20010011776 | Igarashi et al. | Aug 2001 | A1 |
20010036750 | Radens et al. | Nov 2001 | A1 |
20010055838 | Walker et al. | Dec 2001 | A1 |
20020058408 | Maydan et al. | May 2002 | A1 |
20020075719 | Johnson et al. | Jun 2002 | A1 |
20020083390 | Lee et al. | Jun 2002 | A1 |
20030183867 | Fricke et al. | Oct 2003 | A1 |
20030183868 | Fricke et al. | Oct 2003 | A1 |
20030185034 | Fricke et al. | Oct 2003 | A1 |
Entry |
---|
Victor W. C. Chan et al., “Multiple Layers of CMOS Integrated Circuits Using Recrystallized Silicon Film” IEEE Electron Device Letters, V. 22, No. 2 (Feb. 2001) pp. 77-79. |
Thomas H. Lee, “A Vertical Leap for Microchips” Scientific American, Jan. 2002, pp. 53-59. |
Esmat Hamdy et al., “Dielectric based antifuses for logic and memory ICs” IEEE International Electron Devices Meeting, IEDM 88 (Aug. 1988) pp. 786-789. |
Chenming Hu, “Interconnect devices for field programmable gate array” IEEE International Electron Devices Meeting, IEDM 92 (Apr. 1992) pp. 591-594. |
Jonathan Greene et al., “Antifuse Field Programmable Gate Arrays” Proc. IEEE vol. 81 No. 7 (Jul. 1993), pp. 1042-1056. |
Vivek D. Kulkarni et al. “Patterning of Submicron Metal Features and Pillars in Multilevel Metallization” J. Elctrochem Soc vol. 135 No. 12 (Dec. 1988) pp. 3094-3098. |
[Document above is J. Electrochem. Soc., vol. 135 No. 12 (Dec. 1988), pp. 3094-3098]. |
Number | Date | Country | |
---|---|---|---|
Parent | 10/116497 | Apr 2002 | US |
Child | 10/236274 | US |