The present invention is related to 3-dimensional memory structures. In particular, the present invention is related to 3-dimensional memory structures organized in arrays of vertical NOR-type memory strings.
Methods for forming multi-layer Vertical NOR-type memory string arrays have been described previously; for example, various variations of forming such memory arrays are disclosed in Non-Provisional Application and Provisional Applications II and III incorporated by reference above.
According to one embodiment of the present invention, a method for forming 3-dimensional vertical NOR-type memory string arrays uses damascene local vertical bit lines is provided. The method of the present invention also avoids ribboning by etching local word lines in two steps. By etching the local word lines in two steps, the aspect ratio in the patterning and etching of stacks of local word lines (“word line stacks”) is reduced, which improves the structural stability of the word line stacks. The present invention also addresses alignment issues incidental to etching the word line strips in two steps.
The present invention is better understood upon consideration of the detailed description below in conjunction with the accompanying drawings.
vias 120: (i) tunneling dielectric layer 130, (ii) charge storage layer 140, (iii) blocking dielectric layer 150, (iv) channel layer 160, (v) liner layer 170, and (vi) sacrificial dielectric layer 180.
To facilitate both cross-referencing among the figures and simplification of the detailed description, like elements in the figures are assigned like reference numerals.
In this detailed description, process steps described for one embodiment may be used in a different embodiment, even if the process steps are not expressly described in the different embodiment. When reference is made herein to a method including two or more defined steps, the defined steps can be carried out in any order or simultaneously, except where the context dictates or specific instruction otherwise are provided herein. Further, unless the context dictates or express instructions otherwise are provided, the method can also include one or more other steps carried out before any of the defined steps, between two of the defined steps, or after all the defined steps.
Global interconnect lines 5 may include any suitable conductive material such as tungsten (W), titanium nitride (TiN), titanium (Ti), tantalum (Ta), chrome (Cr), molybdenum (Mo), cobalt (Co), or any combination of these materials. As shown in
A first set of trenches 55 are then created by etching through the multi-layers of memory structure 10 using masking structures 50, followed by removal of masking structures 50.
Thereafter, another masking layer is deposited on memory structure 10 and patterned to form masking structures 70, as shown in
(
In practice, due to limitations of existing lithography tools, some misalignment may occur, so that the overlaps of each masking structure 70 over the left and right stacks underneath it are not exactly equal. For example, if the target width L3 is 50 nanometers and the worst-case misalignment is ±5 nanometers, then the left-side overlap may be as much as 55 nanometers wide, while the right-side overlap may be as narrow as 45 nanometer wide. This manufacturing variability in width causes into variability of the width of the yet to be formed even and odd metallic conductor word lines. In turn, the variability in width may cause higher electrical resistance of the narrower word lines. Such variability can be absorbed within the chip design, for example by treating the left and right side thin-film transistors of each stack as belonging to two separate groups, with each group being provided with its dedicated reference transistors or reference memory strings that are constituted from within their respective groups.
Next, as shown in
One or more metal layers are then provided to form metal layer 100, which fills cavities 35 in each word line strip. Metal layer 100 is then removed from the sidewalls of trenches 80 by a suitable etch, leaving metal layer 100 only in the word line strips, as shown in
The following films are then successively deposited conformally in elongated vias 120: (i) tunneling dielectric layer 130, (ii) charge storage layer 140, (iii) blocking dielectric layer 150, (iv) channel layer 160, (v) and optional liner layer 170, and (vi) sacrificial dielectric layer 180. These layers may be deposited using any suitable technique, e.g., as LPCVD, CVD, ALD, PVD, or evaporation, most preferably LPCVD and ALD. Tunneling dielectric layer 130 may be any suitable material for which charge carriers may tunnel through (e.g., silicon dioxide). Tunneling dielectric layer 130 may be any suitable thickness (e.g., 0.5 to 10.0 nm). Charge storage layer 140 may be any suitable material, such as: (i) SiN or silicon rich SiN, in any suitable form (e.g., amorphous, nanocrystalline or polycrystalline), or (ii) germanium nanocrystals in a silicon nitride, silicon oxide matrix, silicon oxide, or silicon-rich silicon oxide. Charge storage layer 140 may be any suitable thickness (e.g., 0.5 to 20 nm). Blocking dielectric layer 150 may be silicon oxide, silicon nitride, silicon oxide nitride, aluminum oxide, or hafnium oxide, or any suitable combination of these materials. Blocking dielectric layer 150 may be any suitable thickness sufficient to block charge carriers from passing through (e.g., 3 to 30 nm).
Channel layer 160 is a suitable n-type or p-type semiconductor material (e.g., silicon, silicon germanium, or indium gallium zinc oxide (IGZO), or zinc oxide) with a suitable thickness (e.g., 2 to 30 nm) and typically in-situ relatively lightly doped or undoped. Sacrificial dielectric layer 180 may include any suitable material, such as SiO2, porous SiO2, boron-doped SiO2 (BSG), phosphorus-doped SiO2 (PSG), boron-phosphorus-doped SiO2 (BPSG), SiOH, SiCOH, or any combination of these materials. Optional liner layer 170 is a material suitable for serving as as etch-stop for a yet to be performed etch of sacrificial dielectric layer 180 (e.g., aluminum oxide or silicon nitride) with any suitable thickness (e.g., 0.5 to 5 nm). After deposition of these layers conformally into vias 120, excess material may be removed from the top of memory structure 10, followed by planarization using any suitable technique, such as CMP.
Thereafter, the steps of creating vias of
Shafts 200 are then defined in sacrificial dielectric layer 180 using photolithography and etched, as shown in
Each of shafts 200 is then filled with semiconductor material 210, which form a common source region for the thin-film transistors to be formed along that via. Source semiconductor layer 210 may be any suitable heavily n-doped or p-doped material, such as silicon, germanium, or silicon germanium. Alternatively the shafts are only partically filled along their walls with the deposited source material, the remaining space in the cavity is then filled with a low-resistivity material such as TiN or Tungsten (not shown). Any portion of semiconductor layer 210 covering the top of memory structure 10 may be removed using a planarisation technique. such as CMP. The resulting structure is shown in
Drain semiconductor layers 220 are provided by repeating the steps of defining and etching vias in sacrificial dielectric layer 180, etching liner layer 170 and filling vias with a heavily n-doped or p-doped semiconductor layer 210 of
In a VNOR memory array according to the present invention, a typical nominal minimum width L1 of a word line strip is 50 nanometers, while the nominal minimum width of trench 55 or 80 separating adjacent word line stacks may be 80 nanometers, and the height of a word line stack with 32 active layers may exceed 2,000 nanometers (2 microns). The aspect ratio of a stand-alone word line stack of 50 nanometer width would therefore be 2000/50, or 40:1, which would be severely challenging to remain standing erect during an etch, let alone through successive process steps, which would adversely impact yields and cost. However, using a method according to the present invention, the width L2 of each masking structures 50 and 70 of
In some embodiments, for die size considerations, it may be advantageous to place some circuitry (e.g., decoding circuits, and some read, write and erase supply voltage sources) that is electrically connected through global interconnect lines 5 or global interconnect lines 230 in a part of the semiconductor substrate that is directly underneath memory structure 10. (These decoding circuits and voltage sources are not shown in
In some embodiments, global interconnect lines 5 underneath memory structure 10 need not be formed when vertical local source semiconductor layer 210 and vertical local drain semiconductor layer 220 are all connected to global interconnect lines 230 formed above memory structure 10. Such an arrangement obviates the punch-through masking and etch steps required to connect source semiconductor layer 210 to global interconnect lines 5. Conversely, semiconductor layer 210 and drain semiconductor layer 220 may all be contacted through the punch-through vias to global interconnect lines 5 at the bottom of memory structure 10. In either case, one of the two sets of global interconnect lines may be obviated, provided that the global interconnect lines have approximately one-half the pitch of global interconnect lines 5 or global interconnect lines 230, which may require double exposures or more advanced lithography.
Connections to the local word lines are made by a “staircase” method. In a staircase structure, the word line strips in a word line stack are cut to successively greater lengths to allow vertical conductors to contact the local word lines of successive word line strips at the steps. A similar method to form staircase structures is disclosed, for example, in Provisional Application IV incorporated by reference above. After memory formation and connection to top and bottom global wordlines, connections to the wordlines are made by a “staircase” method. The staircase structure is made by first providing a masking layer to expose and etch away a portion of the top word line strip in each word line stack exposing metal layer 100 of the word line strip, and successively (i) recessing the masking layer; (ii) etching away a portion of each of the exposed word line strips, exposing a portion of metal layer 100 at each step, until each of word line strips in the word line stack—except the bottom word line strip—has a portion removed as shown in
A dielectric material is then deposited over the staircase structure and planarized by CMP.
According to another embodiment of the present invention, structural support for high aspect ratio word line strips is provided by dielectric pillars formed prior to word line strip formation. As shown in
Memory structure 10 is then patterned to form word lines stacks 285 by creating trenches 280 with mechanical support from dielectric pillars 270, which are not substantially etched. The resulting structure is shown in
Yet another embodiment of the present invention uses stacked masks to form the word line strips. Referring to
A planarization step (e.g., an etch-back step) removes remove a portion of second masking layer 310, such that the top of second masking layer 310 is flush with first masking layer 300. Sacrificial dielectric material 330 is then deposited to fill trenches 320, followed by removal of excess sacrificial dielectric material 330 from the top surfaces of first masking layer 300 and second masking layer 310, such as shown in
The remainder of second masking layer 310 is then removed by a selective etching technique. First masking layer 300 and sacrificial dielectric layer 330 are then used as masks to etch a second set of trenches 340, as shown in
The silicon nitride layers (40) are then removed by a selective etching technique, leaving cavities 350, such as shown in
The above detailed description is provided to illustrate specific embodiments of the present invention and is not intended to be limiting. Numerous variations and modifications within the scope of the present invention are possible. The present invention is set forth in the accompanying claims.
The present application is a divisional application of U.S. patent application (“Parent Application”), Ser. No. 16/707,920, entitled “Methods for Forming Multi-layer Vertical NOR-type Memory String Arrays,” filed on Dec. 9, 2019, which claims priority of U.S. provisional application (“Provisional Application”), Ser. No. 62/777,000, entitled “Methods for Forming Multi-layer Vertical NOR-type Memory String Arrays,” filed Dec. 7, 2018. The present application relates to U.S. patent application (“Non-Provisional Application I”), Ser. No. 16/107,732, “entitled “Three-dimensional vertical NOR Flash Thin film Transistor Strings,” Aug. 21, 2018, which is a continuation application of U.S. patent application Ser. No. 15/837,734, entitled “Three-dimensional vertical NOR Flash Thin film Transistor Strings,” filed on Dec. 11, 2017, which is a divisional application of U.S. patent application Ser. No. 15/343,332, entitled “Three-dimensional vertical NOR Flash Thin film Transistor Strings,” filed on Nov. 4, 2016, which is related to and claims priority of (i) U.S. provisional patent application Ser. No. 62/260,137, entitled “Three-dimensional Vertical NOR Flash Thin-film Transistor Strings,” filed on Nov. 25, 2015. The present application is also related to U.S. provisional patent application (“Provisional Application II”), Ser. No. 62/625,818, entitled “Three-dimensional Vertical NOR Flash Thin-film Transistor Strings,” filed on Feb. 2, 2018; (ii) U.S. patent application (“Provisional Application III”), Ser. No. 62/630,214, entitled “Three-dimensional Vertical NOR Flash Thin-film Transistor Strings,” filed on Feb. 13, 2018; and (iii) U.S. provisional patent application (“Provisional Application IV”), Ser. No. 62/771,922, entitled “Staircase Structures for Electrically Connecting Multiple Horizontal Conductive Layers of a 3-Dimensional Memory Device,” filed on Nov. 27, 2018. The disclosures of the Parent Application, the Non-Provisional Application and Provisional Applications I, II, III and IV are hereby incorporated by reference in their entireties.
Number | Name | Date | Kind |
---|---|---|---|
4213139 | Rao | Jul 1980 | A |
5583808 | Brahmbhatt | Dec 1996 | A |
5646886 | Brahmbhatt | Jul 1997 | A |
5656842 | Iwamatsu | Aug 1997 | A |
5768192 | Eitan | Jun 1998 | A |
5789776 | Lancaster et al. | Aug 1998 | A |
5880993 | Kramer et al. | Mar 1999 | A |
5915167 | Leedy | Jun 1999 | A |
6040605 | Sano et al. | Mar 2000 | A |
6107133 | Furukawa et al. | Aug 2000 | A |
6118171 | Davies et al. | Sep 2000 | A |
6130838 | Kim et al. | Oct 2000 | A |
6434053 | Fujiwara | Aug 2002 | B1 |
6580124 | Cleeves et al. | Jun 2003 | B1 |
6744094 | Forbes | Jun 2004 | B2 |
6774458 | Fricke et al. | Aug 2004 | B2 |
6873004 | Han et al. | Mar 2005 | B1 |
6881994 | Lee et al. | Apr 2005 | B2 |
6946703 | Ryu et al. | Sep 2005 | B2 |
7005350 | Walker et al. | Feb 2006 | B2 |
7307308 | Lee | Dec 2007 | B2 |
7489002 | Forbes et al. | Feb 2009 | B2 |
7524725 | Chung | Apr 2009 | B2 |
7542348 | Kim | Jun 2009 | B1 |
7612411 | Walker | Nov 2009 | B2 |
7804145 | Shimizu et al. | Sep 2010 | B2 |
8026521 | Or-Bach et al. | Sep 2011 | B1 |
8139418 | Carman | Mar 2012 | B2 |
8178396 | Sinha et al. | May 2012 | B2 |
8395942 | Samachisa et al. | Mar 2013 | B2 |
8542513 | Tang et al. | Sep 2013 | B2 |
8604618 | Cooney et al. | Dec 2013 | B2 |
8630114 | Lue | Jan 2014 | B2 |
8767473 | Shim et al. | Jul 2014 | B2 |
8848425 | Schloss | Sep 2014 | B2 |
8878278 | Alsmeier et al. | Nov 2014 | B2 |
9076879 | Yoo et al. | Jul 2015 | B2 |
9105310 | Li et al. | Aug 2015 | B2 |
9190293 | Wang et al. | Nov 2015 | B2 |
9202694 | Konevecki et al. | Dec 2015 | B2 |
9230985 | Wu et al. | Jan 2016 | B1 |
9299580 | Kong et al. | Mar 2016 | B2 |
9412752 | Yeh et al. | Aug 2016 | B1 |
9455268 | Oh et al. | Sep 2016 | B2 |
9620605 | Liang et al. | Apr 2017 | B2 |
9633944 | Kim | Apr 2017 | B2 |
9748172 | Takaki | Aug 2017 | B2 |
9799761 | Or-Bach et al. | Oct 2017 | B2 |
9842651 | Harari | Dec 2017 | B2 |
9892800 | Harari | Feb 2018 | B2 |
9911497 | Harari | Mar 2018 | B1 |
10074667 | Higashi | Sep 2018 | B1 |
10096364 | Harari | Oct 2018 | B2 |
10121553 | Harari | Nov 2018 | B2 |
10217667 | Or-Bach et al. | Feb 2019 | B2 |
10249370 | Harari | Apr 2019 | B2 |
10254968 | Gazit et al. | Apr 2019 | B1 |
10283493 | Nishida | May 2019 | B1 |
10373956 | Gupta et al. | Aug 2019 | B2 |
10381370 | Shin et al. | Aug 2019 | B2 |
10381378 | Harari | Aug 2019 | B1 |
10395737 | Harari | Aug 2019 | B2 |
10431596 | Herner et al. | Oct 2019 | B2 |
10475812 | Harari | Nov 2019 | B2 |
10622377 | Harari et al. | Apr 2020 | B2 |
10651196 | Sharangpani | May 2020 | B1 |
10692874 | Harari et al. | Jun 2020 | B2 |
11049879 | Harari et al. | Jun 2021 | B2 |
20010030340 | Fujiwara | Oct 2001 | A1 |
20010053092 | Kosaka et al. | Dec 2001 | A1 |
20020012271 | Forbes | Jan 2002 | A1 |
20020028541 | Lee et al. | Mar 2002 | A1 |
20020051378 | Ohsawa | May 2002 | A1 |
20020193484 | Albee | Dec 2002 | A1 |
20030038318 | Forbes | Feb 2003 | A1 |
20040214387 | Madurawe et al. | Oct 2004 | A1 |
20040246807 | Lee | Dec 2004 | A1 |
20040262681 | Masuoka et al. | Dec 2004 | A1 |
20040262772 | Ramanathan et al. | Dec 2004 | A1 |
20040264247 | Kim | Dec 2004 | A1 |
20050128815 | Ishikawa et al. | Jun 2005 | A1 |
20050280061 | Lee | Dec 2005 | A1 |
20060001083 | Bhattacharyya | Jan 2006 | A1 |
20060155921 | Gorobets et al. | Jul 2006 | A1 |
20070012987 | McTeer | Jan 2007 | A1 |
20070045711 | Bhattacharyya | Mar 2007 | A1 |
20070134876 | Lai et al. | Jun 2007 | A1 |
20080178794 | Cho et al. | Jul 2008 | A1 |
20080239812 | Naofumi et al. | Oct 2008 | A1 |
20080301359 | Smith | Dec 2008 | A1 |
20090057722 | Masuoka et al. | Mar 2009 | A1 |
20090157946 | Arya | Jun 2009 | A1 |
20090237996 | Kirsch et al. | Sep 2009 | A1 |
20090279360 | Peter et al. | Nov 2009 | A1 |
20090316487 | Lee et al. | Dec 2009 | A1 |
20100124116 | Takashi et al. | May 2010 | A1 |
20100128509 | Kim et al. | May 2010 | A1 |
20100327413 | Lee | Dec 2010 | A1 |
20110044113 | Kim | Feb 2011 | A1 |
20110115011 | Masuoka et al. | May 2011 | A1 |
20110134705 | Jones et al. | Jun 2011 | A1 |
20110208905 | Shaeffer et al. | Aug 2011 | A1 |
20110298013 | Hwang et al. | Dec 2011 | A1 |
20120028347 | Takekoshi et al. | Feb 2012 | A1 |
20120182801 | Lue | Jul 2012 | A1 |
20120208347 | Hwang | Aug 2012 | A1 |
20120243314 | Takashi | Sep 2012 | A1 |
20120307568 | Banna et al. | Dec 2012 | A1 |
20130256780 | Kai et al. | Oct 2013 | A1 |
20140015036 | Fursin et al. | Jan 2014 | A1 |
20140040698 | Loh et al. | Feb 2014 | A1 |
20140075135 | Choi et al. | Mar 2014 | A1 |
20140112075 | Dunga et al. | Apr 2014 | A1 |
20140117366 | Saitoh | May 2014 | A1 |
20140151774 | Rhie | Jun 2014 | A1 |
20140229131 | Cohen et al. | Aug 2014 | A1 |
20140247674 | Karda et al. | Sep 2014 | A1 |
20140264546 | Lai et al. | Sep 2014 | A1 |
20140328128 | Louie et al. | Nov 2014 | A1 |
20140340952 | Ramaswamy et al. | Nov 2014 | A1 |
20150054507 | Gulaka et al. | Feb 2015 | A1 |
20150098272 | Kasolra et al. | Apr 2015 | A1 |
20150155876 | Jayasena et al. | Jun 2015 | A1 |
20150194440 | Noh et al. | Jul 2015 | A1 |
20150214239 | Rhie | Jul 2015 | A1 |
20150249143 | Sano | Sep 2015 | A1 |
20150263010 | Chuang et al. | Sep 2015 | A1 |
20150372099 | Chen et al. | Dec 2015 | A1 |
20160013156 | Zhai et al. | Jan 2016 | A1 |
20160019951 | Park et al. | Jan 2016 | A1 |
20160056050 | Kong et al. | Feb 2016 | A1 |
20160056210 | Takaki | Feb 2016 | A1 |
20160086970 | Peng | Mar 2016 | A1 |
20160225860 | Karda et al. | Aug 2016 | A1 |
20160300724 | Levy et al. | Oct 2016 | A1 |
20160314042 | Plants | Oct 2016 | A1 |
20160358934 | Lin et al. | Dec 2016 | A1 |
20170092370 | Harari | Mar 2017 | A1 |
20170092371 | Harari | Mar 2017 | A1 |
20170148517 | Harari | May 2017 | A1 |
20170148810 | Kai et al. | May 2017 | A1 |
20170194341 | Yamada | Jul 2017 | A1 |
20170213731 | Yoon et al. | Jul 2017 | A1 |
20170301687 | Takahashi | Oct 2017 | A1 |
20170358594 | Lu et al. | Dec 2017 | A1 |
20180019256 | Amano et al. | Jan 2018 | A1 |
20180095127 | Pappu et al. | Apr 2018 | A1 |
20180108416 | Harari | Apr 2018 | A1 |
20180269229 | Or-Bach et al. | Sep 2018 | A1 |
20180315758 | Yoo et al. | Nov 2018 | A1 |
20180331042 | Manusharow et al. | Nov 2018 | A1 |
20180366471 | Harari et al. | Dec 2018 | A1 |
20180366485 | Harari | Dec 2018 | A1 |
20180366489 | Harari et al. | Dec 2018 | A1 |
20190006009 | Harari | Jan 2019 | A1 |
20190019564 | Li et al. | Jan 2019 | A1 |
20190067327 | Herner et al. | Feb 2019 | A1 |
20190157296 | Harari et al. | May 2019 | A1 |
20190180821 | Harari | Jun 2019 | A1 |
20190206890 | Harari et al. | Jul 2019 | A1 |
20190244971 | Harari | Aug 2019 | A1 |
20190259769 | Karda et al. | Aug 2019 | A1 |
20190303042 | Kim et al. | Oct 2019 | A1 |
20190325964 | Harari | Oct 2019 | A1 |
20190319044 | Harari | Nov 2019 | A1 |
20190348424 | Karda et al. | Nov 2019 | A1 |
20190355747 | Herner et al. | Nov 2019 | A1 |
20190370117 | Fruchtman et al. | Dec 2019 | A1 |
20200051990 | Harari et al. | Feb 2020 | A1 |
20200098738 | Herner et al. | Mar 2020 | A1 |
20200098779 | Cernea et al. | Mar 2020 | A1 |
20200176468 | Herner et al. | Jun 2020 | A1 |
20200258897 | Yan et al. | Aug 2020 | A1 |
Number | Date | Country |
---|---|---|
2000-243972 | Sep 2000 | JP |
2010251572 | Nov 2010 | JP |
20120085591 | Aug 2012 | KR |
20120085603 | Aug 2012 | KR |
20120085945 | Aug 2012 | KR |
2018236937 | Dec 2018 | WO |
Entry |
---|
“EP Extended Search Report EP168690149.3”, dated Oct. 18, 2019. |
“European Search Report, EP 16852238.1”, dated Mar. 28, 2019. |
“European Search Report, EP17844550.8”, dated Aug. 12, 2020, 11 pages. |
“Invitation to Pay Additional Fees (PCT/ISA/206), PCT/US2020/015710”, dated Mar. 20, 2020, 2 pages. |
“Invitation to Pay Additional Fees, PCT/US2019/065256”, dated Feb. 13, 2020, 2 pages. |
“Notification of Reasons for Refusal, Japanese Patent Application 2018-527740”, (English translation), dated Nov. 4, 2020, 8 pages. |
“Partial European Search Report EP 16869049.3”, dated Jul. 1, 2019, pp. 1-12. |
“PCT Search Report and Written Opinion, PCT/US2018/038373”, dated Sep. 10, 2018. |
“PCT Search Report and Written Opinion, PCT/US2019/014319”, dated Apr. 15, 2019. |
“PCT Search Report and Written Opinion, PCT/US2019/052164”, dated Feb. 27, 2020. |
“PCT Search Report and Written Opinion, PCT/US2019/052446”, dated Dec. 11, 2019. |
“PCT Search Report and Written Opinion, PCT/US2019/065256”, dated Apr. 14, 2020. |
“PCT Search Report and Written Opinion, PCT/US2020/015710”, dated Jun. 9, 2020. |
“PCT Search Report and Written Opinion, PCT/US2020/017494”, dated Jul. 20, 2020, 13 pages. |
“PCT Search Report and Written Opinion, PCT/US2021/016964”, dated Jun. 15, 2021, 19 pages. |
“PCT Search Report and Written Opinion, PCT/US2021/025722”, dated Jun. 15, 2021, 10 pages. |
Hou, S. Y., et al., “Wafer-Leval Integration of an Advanced Logic-Memory System Through the Second-Generation CoWoS Technology”, IEEE Transactions on Electron Devices, vol. 64, No. 10, Oct. 2017, 4071-4077. |
Kim, N. , et al., “Multi-layered Vertical gate NANO Flash Overcoming Stacking Limit for Terabit Density Storage”, Symposium on VLSI Tech. Dig. of Technical Papers, 2009, pp. 188-189. |
Lue, H.T. , et al., “A Highly Scalable 8- Layer 3D Vertical-gate {VG) TFT Nano Flash Using Junction-Free Buried Channel BE-SONOS Device”, Symposium on VLSI: Tech. Dig. of Technical Papers, 2010, pp. 131-132. |
Tanaka, T. , et al., “A 768 GB 3b/cell 3D-Floaling-Gate NANO Flash Memory”, Digest of Technical Papers, the 2016 IEEE International Solid-Slate Circuits Conference, 2016, pp. 142-144. |
Wann, H.C. , et al., “High-Endurance Ultra-Thin Tunnel Oxide in Monos Device Structure for Dynamic Memory Application”, IEEE Electron Device letters, vol. 16, No. 11, Nov. 1995, pp. 491-493. |
Number | Date | Country | |
---|---|---|---|
20220165751 A1 | May 2022 | US |
Number | Date | Country | |
---|---|---|---|
62777000 | Dec 2018 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 16707920 | Dec 2019 | US |
Child | 17669024 | US |