Methods of fault detection for multiplexed heater array

Information

  • Patent Grant
  • 10568163
  • Patent Number
    10,568,163
  • Date Filed
    Thursday, May 29, 2014
    10 years ago
  • Date Issued
    Tuesday, February 18, 2020
    5 years ago
  • CPC
  • Field of Search
    • US
    • 219 4431-44812
    • 219 462100
    • 219 482-487
    • CPC
    • H01L21/67109
    • H01L21/67115
    • H01L21/67242
    • H01L21/67248
    • H01L21/67288
    • H05B1/023
    • H05B1/0233
    • H05B3/74-748
    • H05B2213/03
    • H05B2213/05
    • H05B2213/07
  • International Classifications
    • H05B3/68
    • H05B3/02
    • H05B1/02
    • H01L21/67
    • Disclaimer
      This patent is subject to a terminal disclaimer.
      Term Extension
      523
Abstract
Described herein is a method of detecting fault conditions in a multiplexed multi-heater-zone heating plate for a substrate support assembly used to support a semiconductor substrate in a semiconductor processing apparatus.
Description
BACKGROUND

With each successive semiconductor technology generation, substrate diameters tend to increase and transistor sizes decrease, resulting in the need for an ever higher degree of accuracy and repeatability in substrate processing. Semiconductor substrate materials, such as silicon substrates, are processed by techniques which include the use of vacuum chambers. These techniques include non-plasma applications such as electron beam deposition, as well as plasma applications, such as sputter deposition, plasma-enhanced chemical vapor deposition (PECVD), resist strip, and plasma etch.


Plasma processing systems available today are among those semiconductor fabrication tools which are subject to an increasing need for improved accuracy and repeatability. One metric for plasma processing systems is improved uniformity, which includes uniformity of process results on a semiconductor substrate surface as well as uniformity of process results of a succession of substrates processed with nominally the same input parameters. Continuous improvement of on-substrate uniformity is desirable. Among other things, this calls for plasma chambers with improved uniformity, consistency and self diagnostics.


A heating plate for a substrate support assembly in a semiconductor processing apparatus with multiple independently controllable planar heater zones is disclosed in commonly-owned U.S. patent application Ser. No. 12/582,991, the disclosure of which is hereby incorporated by reference. This heating plate comprises a scalable multiplexing layout scheme of the planar heater zones and the power supply and power return lines. By tuning the power of the planar heater zones, the temperature profile during processing can be shaped both radially and azimuthally. Although this heating plate is primarily described for a plasma processing apparatus, this heating plate can also be used in other semiconductor processing apparatuses that do not use plasma. To prevent overheating in the heating zones, a fault detection system would be desirable.


SUMMARY OF THE INVENTION

Described herein is a method of fault detection for a multi-zone heating plate in a substrate support assembly used to support a semiconductor substrate in a semiconductor processing apparatus, the heating plate comprising a plurality of planar heater zones, a plurality of power supply lines and a plurality of power return lines, wherein each planar heater zone is connected to one of the power supply lines and one of the power return lines, and no two planar heater zones share the same pair of power supply line and power return line; the method comprising: (a) obtaining a measured total heating power of one or more planar heater zones; (b) comparing the measured total heating power to a pre-established total heating power of the one or more planer heater zones; (c) if the measured total heating power deviates from the pre-established total heating power by a pre-determined margin, triggering an alarm signal.





BRIEF DESCRIPTION OF DRAWINGS


FIG. 1 is a schematic of the cross-sectional view of a substrate support assembly in which a heating plate with an array of planar heater zones is incorporated, the substrate support assembly also comprising an electrostatic chuck (ESC).



FIG. 2 illustrates the electrical connection from power supply lines and power return lines to an array of planar heater zones in the heating plate.



FIG. 3 is a schematic of an exemplary plasma processing chamber, which can include the substrate support assembly of FIG. 1.



FIG. 4 shows electrical connections of voltmeters and ammeters to the heating plate according to one embodiment.



FIG. 5 shows electrical connections of voltmeters and ammeters to the heating plate according to another embodiment.



FIG. 6 shows electrical connections of voltmeters and ammeters to the heating plate according to yet another embodiment.



FIG. 7 shows electrical connections of a voltmeter, an ammeter and two multiplexers to the heating plate.





DETAILED DESCRIPTION

Radial and azimuthal substrate temperature control in a semiconductor processing apparatus to achieve desired critical dimension (CD) uniformity on the substrate is becoming more demanding. Even a small variation of temperature may affect CD to an unacceptable degree, especially as CD approaches sub-100 nm in semiconductor fabrication processes.


A substrate support assembly may be configured for a variety of functions during processing, such as supporting the substrate, tuning the substrate temperature, and supplying radio frequency power. The substrate support assembly can comprise an electrostatic chuck (ESC) useful for electrostatically clamping a substrate onto the substrate support assembly during processing. The ESC may be a tunable ESC (T-ESC). A T-ESC is described in commonly assigned U.S. Pat. Nos. 6,847,014 and 6,921,724, which are hereby incorporated by reference. The substrate support assembly may comprise a ceramic substrate holder, a fluid-cooled heat sink (hereafter referred to as cooling plate) and a plurality of concentric planar heater zones to realize step by step and radial temperature control. Typically, the cooling plate is maintained between −20° C. and 80° C. The heaters are located on the cooling plate with a layer of thermal insulator in between. The heaters can maintain the support surface of the substrate support assembly at temperatures about 0° C. to 90° C. above the cooling plate temperature. By changing the heater power within the plurality of planar heater zones, the substrate support temperature profile can be changed between center hot, center cold, and uniform. Further, the mean substrate support temperature can be changed step by step within the operating range of 0 to 90° C. above the cooling plate temperature. A small azimuthal temperature variation poses increasingly greater challenges as CD decreases with the advance of semiconductor technology.


Controlling temperature is not an easy task for several reasons. First, many factors can affect heat transfer, such as the locations of heat sources and heat sinks, the movement, materials and shapes of the media. Second, heat transfer is a dynamic process. Unless the system in question is in heat equilibrium, heat transfer will occur and the temperature profile and heat transfer will change with time. Third, non-equilibrium phenomena, such as plasma, which of course is always present in plasma processing, make theoretical prediction of the heat transfer behavior of any practical plasma processing apparatus very difficult.


The substrate temperature profile in a plasma processing apparatus is affected by many factors, such as the plasma density profile, the RF power profile and the detailed structure of the various heating the cooling elements in the chuck, hence the substrate temperature profile is often not uniform and difficult to control with a small number of heating or cooling elements. This deficiency translates to non-uniformity in the processing rate across the whole substrate and non-uniformity in the critical dimension of the device dies on the substrate.


In light of the complex nature of temperature control, it would be advantageous to incorporate multiple independently controllable planar heater zones in the substrate support assembly to enable the apparatus to actively create and maintain the desired spatial and temporal temperature profile, and to compensate for other adverse factors that affect CD uniformity.


A heating plate for a substrate support assembly in a semiconductor processing apparatus with multiple independently controllable planar heater zones is disclosed in commonly-owned U.S. patent application Ser. No. 12/582,991, the disclosure of which is hereby incorporated by reference. This heating plate comprises a scalable multiplexing layout scheme of the planar heater zones and the power supply and power return lines. By tuning the power of the planar heater zones, the temperature profile during processing can be shaped both radially and azimuthally. Although this heating plate is primarily described for a plasma processing apparatus, this heating plate can also be used in other semiconductor processing apparatuses that do not use plasma.


The planar heater zones in this heating plate are preferably arranged in a defined pattern, for example, a rectangular grid, a hexagonal grid, a polar array, concentric rings or any desired pattern. Each planar heater zone may be of any suitable size and may have one or more heater elements. All heater elements in a planar heater zone are turned on or off together. To minimize the number of electrical connections, power supply lines and power return lines are arranged such that each power supply line is connected to a different group of planar heater zones, and each power return line is connected to a different group of planar heater zones wherein each planar heater zone is in one of the groups connected to a particular power supply line and one of the groups connected to a particular power return line. No two planar heater zones are connected to the same pair of power supply and power return lines. Thus, a planar heater zone can be activated by directing electrical current through a pair of power supply and power return lines to which this particular planar heater zone is connected. The power of the heater elements is preferably smaller than 20 W, more preferably 5 to 10 W. The heater elements may be resistive heaters, such as polyimide heaters, silicone rubber heaters, mica heaters, metal heaters (e.g. W, Ni/Cr alloy, Mo or Ta), ceramic heaters (e.g. WC), semiconductor heaters or carbon heaters. The heater elements may be screen printed, wire wound or etched foil heaters. In one embodiment, each planar heater zone is not larger than four device dies being manufactured on a semiconductor substrate, or not larger than two device dies being manufactured on a semiconductor substrate, or not larger than one device die being manufactured on a semiconductor substrate, or from 16 to 100 cm2 in area, or from 1 to 15 cm2 in area, or from 2 to 3 cm2 in area to correspond to the device dies on the substrate. The thickness of the heater elements may range from 2 micrometers to 1 millimeter, preferably 5-80 micrometers. To allow space between planar heater zones and/or power supply and power return lines, the total area of the planar heater zones may be up to 90% of the area of the upper surface of the substrate support assembly, e.g. 50-90% of the area. The power supply lines or the power return lines (power lines, collectively) may be arranged in gaps ranging from 1 to 10 mm between the planar heater zones, or in separate planes separated from the planar heater zones plane by electrically insulating layers. The power supply lines and the power return lines are preferably made as wide as the space allows, in order to carry large current and reduce Joule heating. In one embodiment, in which the power lines are in the same plane as the planar heater zones, the width of the power lines is preferably between 0.3 mm and 2 mm. In another embodiment, in which the power lines are on different planes than the planar heater zones, the width of the power lines can be as large as the planar heater zones, e.g. for a 300 mm chuck, the width can be 1 to 2 inches. The materials of the power lines may be the same as or different from the materials of the heater elements. Preferably, the materials of the power lines are materials with low resistivity, such as Cu, Al, W, Inconel® or Mo.



FIG. 1 shows a substrate support assembly comprising one embodiment of the heating plate having an array of planar heater zones 101 incorporated in two electrically insulating layers 104A and 104B. The electrically insulating layers may be a polymer material, an inorganic material, a ceramic such as silicon oxide, alumina, yttria, aluminum nitride or other suitable material. The substrate support assembly further comprises (a) an ESC having a ceramic layer 103 (electrostatic clamping layer) in which an electrode 102 (e.g. monopolar or bipolar) is embedded to electrostatically clamp a substrate to the surface of the ceramic layer 103 with a DC voltage, (b) a thermal barrier layer 107, (c) a cooling plate 105 containing channels 106 for coolant flow.


As shown in FIG. 2, each of the planar heater zones 101 is connected to one of the power supply lines 201 and one of the power return lines 202. No two planar heater zones 101 share the same pair of power supply line 201 and power return line 202. By suitable electrical switching arrangements, it is possible to connect a pair of power supply 201 and power return 202 lines to a power supply (not shown), whereby only the planar heater zone connected to this pair of lines is turned on. The time-averaged heating power of each planar heater zone can be individually tuned by time-domain multiplexing. In order to prevent crosstalk between different planar heater zones, a diode 250 is serially connected between each planar heater zone 101 and the power supply line 201 connected thereto (as shown in FIG. 2), or between each planar heater zone 101 and the power return line 202 connected thereto (not shown) such that the diode 250 does not allow electrical current flow in a direction from the power return line 201 through the planar heater zone 101 to the power supply line 201. The diode 250 is physically located in or adjacent the planar heater zone.


A substrate support assembly can comprise an embodiment of the heating plate, wherein each planar heater zone of the heating plate is of similar size to or smaller than a single device die or group of device dies on the substrate so that the substrate temperature, and consequently the plasma etching process, can be controlled for each device die position to maximize the yield of devices from the substrate. The heating plate can include 10-100, 100-200, 200-300 or more planar heating zones. The scalable architecture of the heating plate can readily accommodate the number of planar heater zones required for die-by-die substrate temperature control (typically more than 100 dies on a substrate of 300-mm diameter and thus 100 or more heater zones) with minimal number of power supply lines, power return lines, and feedthroughs in the cooling plate, thus reduces disturbance to the substrate temperature, the cost of manufacturing and complexity of the substrate support assembly. Although not shown, the substrate support assembly can comprise features such as lift pins for lifting the substrate, helium back cooling, temperature sensors for providing temperature feedback signals, voltage and current sensors for providing heating power feedback signals, power feed for heaters and/or clamp electrode, and/or RF filters.


As an overview of how a plasma processing chamber operates, FIG. 3 shows a schematic of a plasma processing chamber comprising a chamber 713 in which an upper showerhead electrode 703 and a substrate support assembly 704 are disposed. A substrate (e.g., 300 mm wafer) 712 is loaded through a loading port 711 onto the substrate support assembly 704. A gas line 709 supplies process gas to the upper showerhead electrode 703 which delivers the process gas into the chamber. A gas source 708 (e.g. a mass flow controller “MFC” supplying a suitable gas mixture) is connected to the gas line 709. A RF power source 702 is connected to the upper showerhead electrode 703. In operation, the chamber is evacuated by a vacuum pump 710 and the RF power is capacitively coupled between the upper showerhead electrode 703 and a lower electrode in the substrate support assembly 704 to energize the process gas into a plasma in the space between the substrate 712 and the upper showerhead electrode 703. The plasma can be used to etch device die features into layers on the substrate 712. The substrate support assembly 704 may have heaters incorporated therein as disclosed above. It should be appreciated that while the detailed design of the plasma processing chamber may vary, RF power is coupled to the plasma through the substrate support assembly 704.


Electrical power supplied to each planar heater zone 101 can be adjusted based on the actual temperature thereof in order to achieve a desired substrate support temperature profile. The actual temperature at each planar heater zone 101 can be monitored by measuring a reverse saturation current of the diode 250 connected thereto. The actual temperature at each planar heater zone 101 can also be monitored by thermocouples or fluoro-optic temperature sensors at each planar heater zone.


A method of fault detection for the heating plate according to an embodiment, comprises: (a) obtaining a measured total heating power of one or more planar heater zones; (b) comparing the measured total heating power to a pre-established total heating power of the one or more planer heater zones; (c) if the measured total heating power deviates from the pre-established total heating power by a pre-determined margin, triggering an alarm signal. The pre-determined margin can be, for example, ±20%, ±10%, ±5%, or ±1% of the pre-established total heating power. During processing of a semiconductor substrate, the alarm signal can be used to trigger a recalibration test or a power adjustment to the heating zone triggering the alarm.


A measured heating power of each of the one or more planar heater zones in step (a) can be obtained by measuring a voltage V across that planar heater zone, measuring a current I flowing through that planar heater zone and multiplying V by I. The measured total heating power in step (a) is a sum of the measured heating power of each of the one or more planar heater zones. The voltage measurement can be carried out with a voltmeter or other suitable voltage measuring device and the current measurement can be obtained using an ammeter or other suitable current measuring device.


As shown in FIG. 4, the heating plate can have a voltmeter 520 (or other suitable voltage measuring device) connected between the power supply line 201 and return line 202 connected to a heating zone 101, and an ammeter 530 (or other suitable current measuring device) is serially connected between each planar heater zone 101 and the power return line 202 or the power supply line 201 connected thereto. A processor 5000 (e.g. a computer, a micro-controller, etc.) is operable to take a voltage reading from each voltmeter 520 and take a current reading from each ammeter 530. In a heating plate with an N-by-M array of heater zones, N power supply lines and M power return lines, N×M ammeters and N×M voltmeters are needed. A method of fault detection comprises: (a) while a planar heater zone is powered, obtaining a measured heating power of the planar heater zone by measuring a voltage V across the planar heater zone, preferably using the voltmeter 520 connected thereto, and measuring a current I flowing through the planar heater zone, preferably using the ammeter 530 connected thereto, and multiplying V by I; (b) comparing the measured heating power of the planar heater zone to a pre-established heating power of the planer heater zone; (c) if the measured heating power deviates from the pre-established heating power by a pre-determined margin, triggering an alarm signal.


Alternatively, as shown in FIG. 5, a voltmeter 520 is connected to each power supply line 201; an ammeter 530 is serially connected to each power return line 202 such that when any power return line 202 is connected to an electrical ground, the ammeter 530 is between the power return line 202 and the electrical ground. A processor 5000 is operable to take a voltage reading from each voltmeter 520 and take a current reading from each ammeter 530. In a heating plate with an N-by-M array of heater zones, N power supply lines and M power return lines, N voltmeters and M ammeters are needed. A method of fault detection comprises: (a) while one or more power supply lines 201 are connected to a power source, and at least one power return line 202 is connected to an electrical ground, obtaining a measured total heating power of the planar heater zones connected to the one or more power supply lines 201 and the at least one power return line 202, by measuring a voltage Von the one or more power supply lines 201, preferably using at least one of the voltmeters 520 connected thereto, and measuring a total current I carried by at least one power return line 202, preferably using the ammeter 530 connected thereto, and multiplying V by I; (b) comparing the measured total heating power to a pre-established total heating power calculated by summing a pre-established heating power of each of the planar heater zones connected to the one or more power supply lines 201 and the at least one power return line 202; (c) if the measured total heating power deviates from the pre-established total heating power by a pre-determined margin, triggering an alarm signal.


Alternatively, as shown in FIG. 6, a voltmeter 520 is connected to each power supply line 201; an ammeter 530 is serially connected to each power supply line 201 such that when any power supply line 201 is connected to a power source, all electrical current carried by that power supply line 201 flows through the ammeter 530 connected thereto before flowing into any planar heater zones 101. A processor 5000 is operable to take a voltage reading from each voltmeter 520 and take a current reading from each ammeter 530. In a heating plate with an N-by-M array of heater zones, N power supply lines and M power return lines, N voltmeters and N ammeters are needed. A method of fault detection comprises: (a) while one or more power return lines 202 are connected to an electrical ground, and at least one power supply line 201 is connected to a power source, obtaining a measured total heating power of the planar heater zones connected to the one or more power return lines 202 and the at least one power supply line 201, by measuring a voltage Von the at least one power supply line 201, preferably using the voltmeter 520 connected thereto, measuring a current I on at least one power supply line 201, preferably using the ammeter 530 connected thereto, and multiplying V by I; (b) comparing the measured total heating power to a pre-established total heating power calculated by summing a pre-established heating power of each of the planar heater zones connected to the one or more power return lines 202 and the at least one power supply line 201; (c) if the measured total heating power deviates from the pre-established total heating power by a pre-determined margin, triggering an alarm signal.


Alternatively as shown in FIG. 7, a multiplexer 1000 is configured to connect each power return line 202 selectively to an electrical ground through an ammeter 530, an electrically isolated terminal, independent of the other power return lines; a multiplexer 2000 is configured to selectively connect each power supply line 201 to an electrically isolated terminal, independent of the other power supply lines. A processor 5000 is operable to take a voltage reading from the voltmeter 520 and take a current reading from the ammeter 530, and controls the multiplexers 1000 and 2000. In a heating plate with an N-by-M array of heater zones, N power supply lines and M power return lines, only one voltmeter and one ammeter are needed. A method of fault detection comprises: (a) while all power return lines 202 are connected to the electrical ground through the ammeter 530 and only the i-th power supply line 201 is connected to the power source, obtaining a measured total heating power of all the planar heater zones connected to the i-th power supply line 201, by measuring a voltage Von the i-th power supply line 201, preferably using the voltmeter 520, measuring a total current I on all the power return lines 202, preferably using the ammeter 530, and multiplying V by I; (b) comparing the total heating power to a pre-established total heating power calculated by summing a pre-established heating power of each of the planar heater zones connected to the i-th power supply line 201; (c) if the measured total heating power deviates from the pre-established total heating power by a pre-determined margin, triggering an alarm signal; (d) while all power supply lines 201 are connected to the power source and only the j-th power return line 202 is connected to the electrical ground, obtaining a total heating power of all the planar heater zones connected to the j-th power return line 202, measuring a voltage Von all the power supply lines 201, preferably using the voltmeter 520, measuring a current I on the j-th power return line 202, preferably using the ammeter 530, and multiplying V by I; (e) comparing the measured total heating power to a pre-established total heating power calculated by summing a pre-established heating power of each of the planar heater zones connected to the j-th power return line; (f) if the measured total heating power deviates from the pre-established total heating power by a pre-determined margin, triggering an alarm signal. This method can further identify which planar heater zone is in a fault condition: if an alarm signal is triggered when only the i-th power supply line 201 is connected to the power source and all the power return lines 202 are connected to the electrical ground, and when only the j-th power return line 202 is connected to the electrical ground and all the power supply lines 201 are connected to the power source, the planar heater zone connected to both the i-th power supply line 201 and the j-th power return line 202 is in a fault condition.


A measurement error can be rectified by subtracting voltage drop that is not on a planar heater zone, such as voltage drop on power supply lines 201, power return lines 202 and/or the diodes 250 from a voltage V measured on a power supply line 201.


While methods of fault detection for a heating plate for a substrate support assembly in a semiconductor processing apparatus with multiple independently controllable planar heater zones have been described in detail with reference to specific embodiments thereof, it will be apparent to those skilled in the art that various changes and modifications can be made, and equivalents employed, without departing from the scope of the appended claims.

Claims
  • 1. A method of fault detection in a substrate support assembly in a semiconductor processing apparatus, the method comprising: arranging a semiconductor substrate on the substrate support assembly;supplying power to a plurality of heater zones of a heating plate of the substrate support assembly via a plurality of power supply lines such that power is supplied to each of the heater zones independently of power supplied to others of the heater zones;obtaining a measured total heating power of the power provided by the plurality of heater zones by independently determining a respective heating power provided by each of the plurality of heater zones and calculating a sum of the respective heating powers;comparing the measured total heating power to a pre-established total heating power of the plurality of heater zones; andif the measured total heating power deviates from the pre-established total heating power by a pre-determined margin, triggering an alarm signal;wherein the measured total heating power is obtained by measuring a voltage V across each of the one or more heater zones, measuring a current I flowing through each of the one or more heater zones, multiplying V by I, and adding V·I of each of the one or more heater zones.
  • 2. The method of claim 1, wherein the pre-determined margin is ±20%, ±10%, ±5%, or ±1% of the pre-established total heating power.
  • 3. The method of claim 1, wherein the voltage V is measured using a voltmeter and the current I is measured using an ammeter.
  • 4. The method of claim 1, wherein (a) wherein each heater zone is connected to one of the power supply lines and one of a plurality of power return lines, and no two heater zones share the same pair of power supply line and power return line and (b) while one or more power supply lines are connected to a power source, and at least one power return line is connected to an electrical ground, the measured total heating power of the heater zones connected to the plurality of power supply lines and the plurality of power return lines is obtained by measuring a voltage V on the plurality of power supply lines, and measuring a total current I carried by the plurality of power return lines, and multiplying V by I; and the pre-established total heating power is calculated by summing a pre-established heating power of each of the heater zones connected to the plurality of power supply lines and the plurality of power return lines.
  • 5. The method of claim 1, wherein (a) each of the heater zones is connected to one of the power supply lines and one of a plurality of power return lines, and no two heater zones share the same pair of power supply line and power return line and (b) while the plurality of power return lines are connected to an electrical ground, and at least one power supply line is connected to a power source, the measured total heating power of the heater zones connected to the plurality of power return lines and the plurality of power return lines is obtained by measuring a voltage V on the plurality of power return lines, measuring a current I on the plurality of power return lines, and multiplying V by I; and the pre-established total heating power is calculated by summing a pre-established heating power of each of the heater zones connected to the plurality of power return lines and the plurality of power return lines.
  • 6. The method of claim 4, wherein the voltage V on the plurality of power supply lines is corrected by subtracting voltage drop that is not on a heater zone.
  • 7. The method of claim 5, wherein the voltage V on the plurality of power return lines is corrected by subtracting voltage drop that is not on a heater zone.
  • 8. The method of claim 1, wherein the plurality of heater zones to which power is supplied comprises at least two heater zones.
  • 9. The method of claim 1, wherein the alarm signal triggers a recalibration test or a power adjustment to one or more of the plurality of heater zones.
  • 10. The method of claim 1, wherein each of the plurality of heater zones is connected to a voltmeter and an ammeter and wherein the measured total heating power is obtained based upon values measured by the voltmeter and ammeter connected to each of the plurality of heater zones.
  • 11. The method of claim 1, wherein the heater zones are powered by one or more heater elements, the heater elements each having a heating power of less than 20 Watts.
  • 12. The method of claim 1, wherein the heater zones are arranged in an N-by-M array.
  • 13. The method of claim 1, wherein the substrate support assembly includes a lower RF electrode.
  • 14. The method of claim 1, wherein the power is supplied to one or more of the heater zones by a multiplexor connected to the power supply lines.
CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 12/910,347, filed Oct. 22, 2010, entitled METHODS OF FAULT DETECTION FOR MULTIPLEXED HEATER ARRAY, the entire content of which is hereby incorporated by reference.

US Referenced Citations (143)
Number Name Date Kind
3440883 Lightner Apr 1969 A
3752956 Cahill et al. Aug 1973 A
5255520 O'Geary et al. Oct 1993 A
5414245 Hackleman May 1995 A
5504471 Lund Apr 1996 A
5515683 Kessler May 1996 A
5536918 Ohkase et al. Jul 1996 A
5591269 Arami et al. Jan 1997 A
5616024 Nobori Apr 1997 A
5635093 Arena et al. Jun 1997 A
5665166 Deguchi et al. Sep 1997 A
5667622 Hasegawa et al. Sep 1997 A
5702624 Liao et al. Dec 1997 A
5740016 Dhindsa Apr 1998 A
5802856 Schaper et al. Sep 1998 A
5851298 Ishii Dec 1998 A
5886866 Hausmann Mar 1999 A
5994675 Bethune et al. Nov 1999 A
6023052 Carl, Jr. Feb 2000 A
6060697 Morita et al. May 2000 A
6091060 Getchel et al. Jul 2000 A
6095084 Shamouilian et al. Aug 2000 A
6100506 Colelli, Jr. et al. Aug 2000 A
6175175 Hull Jan 2001 B1
6222161 Shirakawa et al. Apr 2001 B1
6227141 Sharan et al. May 2001 B1
6271459 Yoo Aug 2001 B1
6310755 Kholodenko Oct 2001 B1
6311091 Yamahira Oct 2001 B1
6353209 Schaper et al. Mar 2002 B1
6365879 Kuibira et al. Apr 2002 B1
6403403 Mayer et al. Jun 2002 B1
6469283 Burkhart et al. Oct 2002 B1
6475336 Hubacek Nov 2002 B1
6483690 Nakajima et al. Nov 2002 B1
6512207 Dress et al. Jan 2003 B1
6523493 Brcka Feb 2003 B1
6551445 Yokogawa et al. Apr 2003 B1
6566632 Katata et al. May 2003 B1
6612673 Giere et al. Sep 2003 B1
6664515 Natsuhara et al. Dec 2003 B2
6693262 Gerola et al. Feb 2004 B2
6700101 Decesari et al. Mar 2004 B2
6739138 Saunders et al. May 2004 B2
6740853 Johnson et al. May 2004 B1
6741446 Ennis May 2004 B2
6746616 Fulford et al. Jun 2004 B1
6795292 Grimard et al. Sep 2004 B2
6815365 Masuda et al. Nov 2004 B2
6825617 Kanno et al. Nov 2004 B2
6847014 Benjamin et al. Jan 2005 B1
6886347 Hudson et al. May 2005 B2
6888106 Hiramatsu May 2005 B2
6913571 Severns Jul 2005 B2
6921724 Kamp et al. Jul 2005 B2
6956186 Ito et al. Oct 2005 B1
6979805 Arthur et al. Dec 2005 B2
6985000 Feder Jan 2006 B2
6989210 Gore Jan 2006 B2
7075031 Strang et al. Jul 2006 B2
7141763 Moroz Nov 2006 B2
7143222 Fisher et al. Nov 2006 B2
7161121 Steger Jan 2007 B1
7173222 Cox et al. Feb 2007 B2
7175714 Ootsuka et al. Feb 2007 B2
7206184 Ennis Apr 2007 B2
7230204 Mitrovic et al. Jun 2007 B2
7250309 Mak et al. Jul 2007 B2
7268322 Kuibira et al. Sep 2007 B2
7274004 Benjamin et al. Sep 2007 B2
7275309 Matsuda et al. Oct 2007 B2
7279661 Okajima et al. Oct 2007 B2
7297894 Tsukamoto Nov 2007 B1
7311782 Strang et al. Dec 2007 B2
7372001 Tachikawa et al. May 2008 B2
7396413 Sedenszki et al. Jul 2008 B2
7396431 Chen et al. Jul 2008 B2
7415312 Barnett, Jr. et al. Aug 2008 B2
7475551 Ghoshal Jan 2009 B2
7480129 Brown et al. Jan 2009 B2
7501605 Steger et al. Mar 2009 B2
7504006 Gopalraja et al. Mar 2009 B2
7718932 Steger May 2010 B2
7782583 Moon Aug 2010 B2
7893387 Ohata Feb 2011 B2
7940064 Segawa et al. May 2011 B2
7952049 Tsukamoto May 2011 B2
7968825 Jyousaka et al. Jun 2011 B2
8057602 Koelmel et al. Nov 2011 B2
8222574 Sorabji et al. Jul 2012 B2
8315510 Ueshima et al. Nov 2012 B2
8546732 Singh Oct 2013 B2
8637794 Singh et al. Jan 2014 B2
8791392 Singh Jul 2014 B2
8884194 Singh et al. Nov 2014 B2
9307578 Pease Apr 2016 B2
20020043528 Ito Apr 2002 A1
20020159216 Ennis Oct 2002 A1
20020185488 Natsuhara et al. Dec 2002 A1
20030160041 Hiramatsu Aug 2003 A1
20040195229 Szekeresch et al. Oct 2004 A1
20040222210 Lin et al. Nov 2004 A1
20050007136 Feder et al. Jan 2005 A1
20050016465 Ramaswamy et al. Jan 2005 A1
20050016987 Hiramatsu Jan 2005 A1
20050056635 Suzuki et al. Mar 2005 A1
20050095776 Usuami May 2005 A1
20050215073 Nakamura et al. Sep 2005 A1
20050229854 Moroz Oct 2005 A1
20060065367 Chen et al. Mar 2006 A1
20060191637 Zajac et al. Aug 2006 A1
20060226123 Birang Oct 2006 A1
20070000918 Steinhauser Jan 2007 A1
20070056953 Awazu et al. Mar 2007 A1
20070062929 Mikumo et al. Mar 2007 A1
20070125762 Cui et al. Jun 2007 A1
20070138161 Yamakawa Jun 2007 A1
20070209933 Yoshioka et al. Sep 2007 A1
20080029195 Lu Feb 2008 A1
20080049374 Morioka et al. Feb 2008 A1
20080092818 Fink et al. Apr 2008 A1
20080202924 Bluck et al. Aug 2008 A1
20090000738 Benjamin Jan 2009 A1
20090031955 Lu et al. Feb 2009 A1
20090173445 Yeom et al. Jul 2009 A1
20090183677 Tian et al. Jul 2009 A1
20090215201 Benjamin et al. Aug 2009 A1
20100044364 Mikumo et al. Feb 2010 A1
20100055881 Shimizu Mar 2010 A1
20100078424 Tsukamoto et al. Apr 2010 A1
20100116788 Singh et al. May 2010 A1
20100163546 Nanno et al. Jul 2010 A1
20100257871 Venkatasubramanian et al. Oct 2010 A1
20100283565 Blakes Nov 2010 A1
20110005682 Savas et al. Jan 2011 A1
20110033175 Kasai et al. Feb 2011 A1
20110092072 Singh et al. Apr 2011 A1
20110143462 Gaff et al. Jun 2011 A1
20130068750 Gaff et al. Mar 2013 A1
20130220989 Pease et al. Aug 2013 A1
20140045337 Singh et al. Feb 2014 A1
20140096909 Singh et al. Apr 2014 A1
20150170977 Singh Jun 2015 A1
Foreign Referenced Citations (41)
Number Date Country
101131955 Feb 2008 CN
1233651 Aug 2002 EP
601918 Jan 1985 JP
621176 Jan 1987 JP
S62-98610 May 1987 JP
06010391 Mar 1994 JP
7-78668 Mar 1995 JP
H7-78668 Mar 1995 JP
H8-130184 May 1996 JP
H11-126743 May 1999 JP
2000236015 Aug 2000 JP
2000-332089 Nov 2000 JP
2001-57370 Feb 2001 JP
2001102157 Apr 2001 JP
2001-126743 May 2001 JP
2002-059579 Feb 2002 JP
2002538501 Nov 2002 JP
2003-224056 Aug 2003 JP
2003-524885 Aug 2003 JP
2004152913 May 2004 JP
2004-303736 Oct 2004 JP
2004-319953 Nov 2004 JP
2005-026120 Jan 2005 JP
2005123286 May 2005 JP
2005-150370 Jun 2005 JP
2005-294237 Oct 2005 JP
2006526289 Nov 2006 JP
2007081160 Mar 2007 JP
2007082374 Mar 2007 JP
2007-242913 Sep 2007 JP
2009267256 Nov 2009 JP
2010153730 Jul 2010 JP
201998028601 Aug 1998 KR
20050040729 May 2005 KR
1020050053464 Jun 2005 KR
20050121913 Dec 2005 KR
1020060067552 Jun 2006 KR
20080058109 Jun 2008 KR
WO-0111919 Feb 2001 WO
WO-0124581 Apr 2001 WO
WO-2008112673 Sep 2008 WO
Non-Patent Literature Citations (17)
Entry
Commonly-Owned Utility U.S. Appl. No. 12/582,991, filed Oct. 21, 2009.
Commonly-Owned Utility U.S. Appl. No. 12/943,492, filed Nov. 10, 2010.
Commonly-Owned Utility U.S. Appl. No. 13/234,473, filed Sep. 16, 2011.
Commonly-Owned Utility U.S. Appl. No. 13/237,444, filed Sep. 20, 2011.
Commonly-Owned Utility U.S. Appl. No. 13/238,396, filed Sep. 21, 2011.
International Search Report and Written Opinion dated May 7, 2012 for PCT/US2011/053558.
Ayars, Eric, “Bandgap in a Semiconductor Diode”, Advanced and Intermediate Instructional Labs Workshop, AAPT Summer Meeting, California State university, Chicago, Jul. 20, 2008 http://phys.csuchico.edu/-eayars/publications/bandgap.pdf.
Japanese Non-Final Rejection dated May 19, 2015 in corresponding Japanese Application No. 2013-534926 filed on Sep. 28, 2011 (7 pages).
Notification of examination Opinions issued by the Taiwanese Patent Office dated Aug. 6, 2015 in corresponding Taiwanese Patent Application No. 100132308, with full English translation (5 pages).
Office Action (Notification of the Final Office Action) dated Apr. 26, 2016, by the Korean Patent Office in corresponding Korean Patent Application No. 10-2013-7012033, and a Partial English Translation of the Office Action. (5 pages).
International Search Report and Written Opinion dated Jul. 28, 2011 for PCT/US2010/002794.
Notification of Examination Opinions dated Nov. 27, 2014 for Taiwan Patent Appln No. 99135939.
An English Translation of the Office Action (Examination Report) dated Feb. 12, 2015, by the Intellectual Property Office of Singapore in the Singapore Patent Application No. 201202977-3 (10 pages).
Office Action (Notification of Reason(s) for Rejection) dated Apr. 7, 2015, by the Japanese Patent Office in the Japanese Patent Application No. 2012-535190, and an English Translation of the Office Action (4 pages).
Office Action (Notification of Examination Opinions) dated Jan. 11, 2016, by the Taiwanese Patent Office in he Taiwanese Patent Application No. 104128381, and an English Translation of the Office Action (9 pages).
Office Action (Notification of Reason(s) for Rejection) dated Jan. 26, 2016, by the Japanese Patent Office in he Japanese Patent Application No. 2015-216245, and an English Translation of the Office Action (6 pages).
Office Action dated Mar. 15, 2017 by the Japanese Patent Office in the Japanese Patent Application No. 2016-084104, and an English Translation of the Office Action (8 pages).
Related Publications (1)
Number Date Country
20140263274 A1 Sep 2014 US
Continuations (1)
Number Date Country
Parent 12910347 Oct 2010 US
Child 14290542 US