Methods, systems and apparatus for predicting the way of a set associative cache

Information

  • Patent Grant
  • 10248570
  • Patent Number
    10,248,570
  • Date Filed
    Thursday, January 4, 2018
    6 years ago
  • Date Issued
    Tuesday, April 2, 2019
    5 years ago
Abstract
A method for predicting a way of a set associative shadow cache is disclosed. As a part of a method, a request to fetch a first far taken branch instruction of a first cache line from an instruction cache is received, and responsive to a hit in the instruction cache, a predicted way is selected from a way array using a way that corresponds to the hit in the instruction cache. A second cache line is selected from a shadow cache using the predicted way and the first cache line and the second cache line are forwarded in the same clock cycle.
Description
BACKGROUND

A processor, also referred to as a central processor unit (CPU), is the hardware within a computer that carries out the instructions of a computer program by performing the basic arithmetical, logical, and input/output operations of the system. Conventional processors can have a variety of architecture features that can include but are not limited to wide architectures and pipelined architectures.


Processors that have wide architectures are capable of fetching and decoding multiple cache lines of instructions in parallel. In order to optimally support such wide architectures the processor frontend must be capable of supplying multiple cache lines of instructions to the processor scheduler and execution units during each clock cycle.


In addition, processors can encounter a variety of branch instruction types that can present challenges as regards supplying multiple cache-lines of instructions to the processors' scheduler and execution units during each cycle (because of complex program control flows). Such instructions can include what are termed “far branch” instructions and “near branch” instructions (e.g., loop instructions). Far branch instructions are instructions that can alter the flow of instruction execution in a program wherein instruction execution jumps outside of a cache line. Loop instructions are instructions that include a sequence of statements that are specified only once but that are carried out several times in succession before the loop is exited (and can involve jumps within a cache line).


In pipelined architectures multiple sequential instructions are executed simultaneously. However, the pipeline can only be fully utilized if the processor is able to read a next instruction from memory on every cycle. Importantly, the processor must know which instruction is to be next read in order to read that instruction. However, when a far branch instruction is encountered, the processor may not know ahead of time the path that will be taken and thus which instruction is to be next read. In such instances, the processor has to stall until this issue can be resolved. This process can degrade utilization and negatively impact processor performance especially where high-performance processors are concerned and the supply of high throughput from the front end of the device is important.


SUMMARY

In some conventional processors when a conditional branch instruction is encountered, it may not be known ahead of time which path will be taken and thus which instruction is to be read. In such instances, the processor has to stall until the decision is resolved. This can degrade utilization and negatively impact processor performance especially in the case of high-performance processors where high throughput from the front end of the device is required. Methods for predicting a way of a set associative shadow cache is disclosed that addresses these shortcomings. However, the claimed embodiments are not limited to implementations that address any or all of the aforementioned shortcomings. As a part of a method, a request to fetch a first far taken branch instruction of a first cache line from an instruction cache is received, and responsive to a hit in the instruction cache, a predicted way is selected from a way array using a way that corresponds to the hit in the instruction cache. A second cache line that is copied from the target address of the first far taken branch instruction is selected from the shadow cache using the predicted way. The predicted way helps to facilitate the fetching and forwarding of the first cache line and the second cache line in a single clock cycle (by specifying the location of the second cache line in a shadow cache that is provided at the same cache hierarchical level as the instruction cache). This forwarding of multiple cache lines provides the high throughput that high-performance processors require from their front ends.





BRIEF DESCRIPTION OF THE DRAWINGS

The invention, together with further advantages thereof, may best be understood by reference to the following description taken in conjunction with the accompanying drawings in which:



FIG. 1A shows an exemplary operating environment of a system for predicting the way of a set associative shadow cache according to one embodiment.



FIG. 1B shows an instruction cache and a shadow cache that stores a copy of a cache line that is copied from a target of a first far taken branch instruction according to one embodiment.



FIG. 1C illustrates the forwarding together of two cache lines based on the operation of a system for predicting a way of a set associative shadow cache according to one embodiment.



FIG. 1D illustrates operations performed by system for predicting a way of a set associative shadow cache according to one embodiment according to one embodiment.



FIG. 1E illustrates operations performed by system for predicting a way of a set associative shadow cache according to one embodiment according to one embodiment.



FIG. 1F illustrates validation operations performed by system for predicting a way of a set associative shadow cache according to one embodiment according to one embodiment.



FIG. 2 shows components of a system for predicting a way of a set associative shadow cache according to one embodiment.



FIG. 3A shows a flowchart of the steps performed in an exemplary method for predicting a way of a set associative shadow cache according to one embodiment.



FIG. 3B shows a flowchart of the steps performed in an exemplary method for predicting a way of a set associative shadow cache according to one embodiment.





It should be noted that like reference numbers refer to like elements in the figures.


DETAILED DESCRIPTION

Although the present invention has been described in connection with one embodiment, the invention is not intended to be limited to the specific forms set forth herein. On the contrary, it is intended to cover such alternatives, modifications, and equivalents as can be reasonably included within the scope of the invention as defined by the appended claims.


In the following detailed description, numerous specific details such as specific method orders, structures, elements, and connections have been set forth. It is to be understood however that these and other specific details need not be utilized to practice embodiments of the present invention. In other circumstances, well-known structures, elements, or connections have been omitted, or have not been described in particular detail in order to avoid unnecessarily obscuring this description.


References within the specification to “one embodiment” or “an embodiment” are intended to indicate that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. The appearance of the phrase “in one embodiment” in various places within the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments. Moreover, various features are described which may be exhibited by some embodiments and not by others. Similarly, various requirements are described which may be requirements for some embodiments but not other embodiments.


Some portions of the detailed descriptions, which follow, are presented in terms of procedures, steps, logic blocks, processing, and other symbolic representations of operations on data bits within a computer memory. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. A procedure, computer executed step, logic block, process, etc., is here, and generally, conceived to be a self-consistent sequence of steps or instructions leading to a desired result. The steps are those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals of a computer readable storage medium and are capable of being stored, transferred, combined, compared, and otherwise manipulated in a computer system. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like.


It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the present invention, discussions utilizing terms such as “receiving” or “reading” or “comparing” or “selecting” or the like, refer to the action and processes of a computer system, or similar electronic computing device that manipulates and transforms data represented as physical (electronic) quantities within the computer system's registers and memories and other computer readable media into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission or display devices.


Exemplary Operating Environment of Systems and Apparatus for Predicting the Way of a Set Associative Cache According to One Embodiment


FIG. 1A shows an exemplary operating environment 100 of a system 101 for predicting the way of a set associative shadow cache according to one embodiment. System 101, upon receipt of a request to fetch a first far taken branch instruction of a first cache line, determines a predicted way of a shadow cache where a second cache line that is copied from the branch instruction target address is stored and selects the second cache line from the shadow cache using the predicted way. The predicted way helps to facilitate the fetching and forwarding of the first cache line and the second cache line in a single clock cycle (by specifying the location of the second cache line in a shadow cache that is provided at the same cache hierarchical level as the instruction cache). Moreover, the forwarding of multiple cache lines in a single clock cycle provides the high level of throughput that high-performance processors require from their front ends. FIG. 1A shows system 101, level one (L1) cache 103, instruction cache 103a, instruction cache tag store 103b, information cache 103c, shadow cache 103d, shadow cache tag store 103e, way predictor 103F, cache controller 105, CPU 107, level two (L2) cache 109, system interface 111 and main memory 113.


Referring to FIG. 1A, level one (L1) cache 103 is the primary cache of CPU 107 and is static memory which can be integrated with the processor core. Moreover, L1 cache 103 is used to store information that has been recently accessed by CPU 107. In one embodiment, L1 cache 103 can include instruction cache 103a, instruction cache tag store 103b, information cache 103c, shadow cache 103d, shadow cache tag store 103e and way predictor 103f. In one embodiment, instruction cache tag store 103b stores tags for each of the cache lines that are stored in the instruction cache 103a. Instruction cache information store 103c stores the target addresses of first far taken branch instructions. Shadow cache 103d stores copies of cache lines that are stored at the target addresses of first far taken branches. Shadow cache tag store 103e stores a tag for each of the cache lines that are stored in shadow cache 103d. Way predictor 103f stores the way of a set of shadow cache 103d where cache lines from the target of first far taken branches are copied. In one embodiment, shadow cache 103d can have the same number of sets and half the number of ways as does the instruction cache 103a. In other embodiments, other configurations of shadow cache 103d with different numbers of sets and ways can be used.


Referring again to FIG. 1A, cache controller 105 includes the logic used to control cache memory units and to carry out predetermined cache policies. In one embodiment, system 101 and its functionality can be provided as a part of cache controller 105. In other embodiments, system 101, or components thereof, can be separate from cache controller 105. System 101 is described in detail herein below.


Level 2 cache 109 is secondary cache but like L1 cache 103 is used to store recently accessed information. In one embodiment, a cache-line that is stored in L2 cache 109 can be brought from L2 cache 109 and placed into L1 cache 103. When the cache line is brought from L2 cache 109, data can be decoded from the cache line and placed into information cache 103c.


Main memory 113 includes physical addresses that store information that can be copied into cache memory. Also shown in FIG. 1A is system interface 111. System interface 111 facilitates the transfer of data between main memory 113 and L2 cache 109.


Referring to FIG. 1A, system 101 enables the forwarding of multiple cache lines of instructions to the processor scheduler and execution units (not shown) during each cycle. In one embodiment, system 101 accesses requests to fetch a far taken branch instruction of a first cache line from an instruction cache, and responsive to a hit in the instruction cache, determines the way of a shadow cache that is accessed for a second cache line that is copied from the target address of the first far taken branch and stored in shadow cache 103d (such that both the first cache line and the second cache line can be fetched in a single clock cycle). In one embodiment, a predicted way that is stored in way predictor 103f determines the way of shadow cache 103d that is accessed for the second cache line. In another embodiment, a tag in shadow cache tag cache 103e determines the way of shadow cache 103d that is accessed for the second cache line. Exemplary details related to the determination of the way of shadow cache 103d that is accessed for the second cache line are described below in the operation section.


In an exemplary embodiment, when a first cache line that contains a first far taken branch is fetched from instruction cache 103a, a second cache line at the cached target address is fetched from shadow cache 103d in the same clock cycle (as opposed to the cache line that follows the first cache line as part of a consecutive code fetch) as is shown in FIG. 1B. In one embodiment, these two cache line can then be forwarded together as shown in FIG. 1C (e.g., to processor scheduler and execution units).


Operation



FIGS. 1D-1F illustrates operations performed by system 101 for predicting a way of a set associative shadow cache according to one embodiment according to one embodiment. These operations, which relate to predicting a way of a set associative shadow cache are only exemplary. It should be appreciated that other operations not illustrated by FIGS. 1D-1F can be performed in accordance with one embodiment.


High-performance processors require the front-end of the machine to supply a high-throughput. In the embodiment illustrated in FIG. 1D, high-throughput is supplied by reading more than one cache line in the same clock cycle for forwarding purposes. In one embodiment, in order to accomplish this, a cache line stored at the target of a predicted-first-far-taken-branch instruction of a first cache line in the instruction cache 103a is copied into shadow cache 103d. The shadow cache ways are fetched in parallel to the instruction cache line being fetched. To supply the two cache lines in the same cycle requires predicting the target of a first far taken branch where the target is in a different cache-line (far branch). This predicted target is compared with the tags of shadow cache 103d. The comparison generates a way select that is used to read the copy of the cache line of instructions that is stored at the target address out of shadow cache 103d.


Information cache 103c stores the target address of the predicted first-far-taken-branch. In one embodiment, when a cache line is fetched, and it is predicted to have a far-branch, the target of this branch is read out of information cache 103c and compared to the tags at that set in shadow cache 103d. The ‘way’ that has the hit is then used to select the data out of the shadow cache data array. These operations are illustrated in FIG. 1D.


Exemplary Embodiment

Referring to FIG. 1D, at A, system 101, in response to a request to fetch a first far taken branch instruction of a first cache line from an instruction cache, an instruction cache (e.g., 103a in FIG. 1A) along with other cache components are read at a first time T0. As shown in FIG. 1D, the additional cache components that are read at time T0 include but are not limited to instruction cache tag storage 103b, information cache 103c, shadow cache tag storage 103e and way predictor 103f.


At B, responsive to a hit in said instruction cache, at time T1, a way corresponding to the hit is used to select a target address that is stored in information cache 103c. In particular, in one embodiment, a tag address 122 that is read from flip-flop 120 is compared to the tags at the indicated set in instruction cache tag store 103b to determine the way that corresponds to the hit in the instruction cache (e.g., 103a in FIG. 1A). The way of instruction cache tag store 103b that has the hit is used as an input to a selection component 124 (e.g., a multiplexor) that causes a selection of a target address from the corresponding way of information cache 103c.


At C, the target address is compared to tags at the indicated set in shadow cache tag store 103e to determine the way that has the hit.


At D, the way that has the hit in shadow cache tag store 103e is used as an input to data selection component 128 that selects data from shadow cache 103d such as a second cache line that is copied from the target address of the first far taken branch and stored in shadow cache 103d. In one embodiment, the first cache line and the second cache line can then be forwarded together such as to processor scheduler and execution units (not shown). In one embodiment, the first cache line and the second cache line can be forwarded together to processor scheduler and execution units in the same clock cycle.


Exemplary Embodiment


FIG. 1E illustrates the use of a way predictor 103f for way prediction in accordance with one embodiment. In one embodiment, way predictor 103f stores predicted ways per way of instruction cache 103a. In one embodiment, a small array can be used to implement way predictor 103f. When a hit in instruction cache 103a is determined, the way of instruction cache 101a where the hit occurs is used to select the predicted way from way predictor 103f. The predicted way is then used to directly select the data (e.g., a cache line) that is stored at that way of shadow cache 103d. This reduces the critical path significantly. In one embodiment, predicted-way select multiplexor 130 that is used in the FIG. 1E embodiment, can be smaller in size than branch target multiplexor 124 that is used in the FIG. 1D embodiment. In one embodiment, the comparison with the shadow-tag can be eliminated from the critical path.


Referring to FIG. 1E, at A, system 101A, in response to a request to fetch a first far taken branch instruction of a first cache line from an instruction cache, an instruction cache (e.g., 103a in FIG. 1A) is read at a first time T0. As shown in FIG. 1E, cache components that are simultaneously read include but are not limited to instruction cache tag store 103b, way predictor 103f and shadow cache 103d.


At B, responsive to a hit in said instruction cache, a way corresponding to the hit is used to select a predicted way that is stored in way predictor 103f (a cache array). In one embodiment, a tag address 121 that is read from flip-flop 120 is compared by comparer 122 to the tags at the indicated set in instruction cache tag store 103b. The way of instruction cache tag store 103b that has the hit is used to select a predicted shadow cache way from way predictor 103f.


At C, the predicted way 131 is used as an input to selection component 128 which selects data from shadow cache 103d (data such as a second cache line that is copied from the target address of the first far taken branch instruction and stored in shadow cache 103d). In one embodiment, the first and the second cache lines can then be forwarded together such as to processor scheduler and execution units (not shown). In one embodiment, the first and the second cache lines can be forwarded together to processor scheduler and execution units in the same clock cycle.


Validation



FIG. 1F illustrates the validation of a predicted target that is stored in way predictor 103f. The validation is made by comparing the output of way predictor 103f (the predicted target) with the output of shadow tag comparer 126 (which identifies the actual way that stores the target address in the shadow cache). In one embodiment, the predicted way can be maintained in multiple ways. For example, in one embodiment, the result of the aforementioned comparison can used to determine the predicted way, e.g., a determined miss is used to control the updating of the way.


Referring to FIG. 1F, at A, system 101, in response to a request to fetch a first far taken branch instruction of a first cache line from an instruction cache, an instruction cache (e.g., 103a in FIG. 1A) along with other cache components are read at a first time T0. As shown in FIG. 1D, the additional cache components that are read at time T0 include but are not limited to instruction cache tag storage 103b, information cache 103c, shadow cache tag storage 103e and way predictor 103f.


At B, responsive to a hit in said instruction cache, at time T1, a way corresponding to the hit is used to select a target address that is stored in information cache 103c. In particular, in one embodiment, a tag address 122 that is read from flip-flop 120 is compared to the tags at the indicated set in instruction cache tag store 103b to determine the way that corresponds to the hit in the instruction cache (e.g., 103a in FIG. 1A). The way of instruction cache tag store 103b that has the hit is used as an input to a selection component 124 (e.g., a multiplexor) that causes a selection of a target address from the corresponding way of information cache 103c.


At C, the target address is compared to tags at the indicated set in shadow cache tag store 103e to determine the way that has the hit.


At D, the way that has the hit in shadow cache tag storage 103e is compared with the way that is stored in way predictor 103f.


Components of System for Predicting the Way of a Set Associative Cache According to One Embodiment


FIG. 2 shows components of a system 101 for predicting a way of a set associative shadow cache according to one embodiment. In one embodiment, components of system 101 implement an algorithm for predicting a way of a set associative shadow cache. In the FIG. 2 embodiment, components of system 101 include cache reader 201, way selector 203, data selector 205 and way comparer 207.


Cache reader 201 reads cache components in response to a request to fetch a first far taken branch instruction of a first cache line from an instruction cache. In one embodiment, cache reader 201 can read cache components that include but are not limited to an instruction cache tag store, a way predictor and a shadow cache.


Way selector 203 selects a way that is used to select data from a shadow cache. In one embodiment, way selector 203 can be implemented using an array that stores predicted ways that can be selected from the array and a multiplexor that receives a way input that is provided based on a hit that is made in an instruction cache tag store (see FIG. 1A). In another embodiment, way selector can be implemented using an information cache (e.g., 103c in FIG. 1A) and a shadow cache tag store (e.g., 103e in FIG. 1A) where a target address from information cache (e.g., 103c in FIG. 1A) is used to determine a way hit in a shadow cache tag store (e.g., 103e in FIG. 1A) that provides the way of the shadow cache (e.g., 103d in FIG. 1A) from which to select data (e.g., a cache line).


Data selector 205 uses the way that is provided by way selector 203 to select data from a shadow cache such as a second cache line that has been copied from the target address of the first far taken branch instruction and stored in the shadow cache (e.g., 103d in FIG. 1A). In one embodiment, the first and second cache lines can then be forwarded together such as to processor scheduler and execution units (not shown). In one embodiment, the first and second cache lines can be forwarded in the same clock cycle. In one embodiment, data selector 205 can be implemented using a multiplexor.


Way selection validator 207 compares the way that is indicated by a shadow cache tag store (e.g., 103e in FIG. 1A) and the predicted way provided by way predictor (e.g., 103f in FIG. 1A).


It should be appreciated that the aforementioned components of system 101 can be implemented in hardware, software, firmware or in some combination thereof. In one embodiment, components and operations of system 101 can be encompassed by components and operations of one or more computer components or programs (e.g., a cache controller 105). In another embodiment, components and operations of system 101 can be separate from the aforementioned one or more computer components or programs but can operate cooperatively with components and operations thereof.


Method for Predicting the Way of a Set Associative Cache According to One Embodiment According to One Embodiment


FIGS. 3A and 3B show flowchart 300A and 300B of the steps performed in an exemplary method for predicting a way of a set associative shadow cache according to one embodiment. The flowcharts include processes that, in one embodiment can be carried out by processors and electrical components under the control of computer-readable and computer-executable instructions. Although specific steps are disclosed in the flowcharts, such steps are exemplary. That is the present embodiment is well suited to performing various other steps or variations of the steps recited in the flowcharts.


Referring to FIG. 3A, at 301A, responsive to a request to fetch a first far taken branch instruction of a first cache line, an instruction cache tag store (e.g., 103b in FIG. 1A), an information cache (e.g., 103c in FIG. 1A), a shadow cache (e.g., 103d in FIG. 1A) and a shadow cache tag store (e.g., 103e in FIG. 1A) are read.


At 303A, responsive to a hit in the instruction cache, a way corresponding to the hit (as indicated by the instruction cache tag store 103b in FIG. 1A) is used to select a target address that is stored in the information cache (e.g., 103c in FIG. 1A).


At 305A, the target address is compared to tags at the indicated set in the shadow cache tag store (e.g., 103e in FIG. 1A) to determine a way of the shadow cache (e.g., 103d) that has the hit.


At 307A, the way that has the hit in shadow cache tag store (e.g., 103e in FIG. 1A) is used to select data from the shadow cache (e.g., 103d in FIG. 1A). In one embodiment, the data is a second cache line that has been copied from the target address of the first far taken branch instruction and stored in the shadow cache (e.g., 103d in FIG. 1A). In one embodiment, the first and second cache lines can then be forwarded together, in the same clock cycle, to the processor scheduler and execution units (not shown).


Referring to FIG. 3B, at 301B a request is received to fetch a first far taken branch instruction of a first cache line from an instruction cache (e.g., 103c in FIG. 1A).


At 303B, responsive to a determination of a hit in the instruction cache, a way corresponding to the hit is used to select a predicted way that is stored in a way predictor (e.g., 103f in FIG. 1A).


At 305B, the predicted way is used to select data from a shadow cache (e.g., 103d in FIG. 1A). In one embodiment, the data is a second cache line that has been copied from the target address of the first far taken branch instruction and stored in the shadow cache (e.g., 103d in FIG. 1A). In one embodiment, the first and second cache lines can then be forwarded together such as to the processor scheduler and execution units (not shown).


At 307B the predicted way that is provided by the way predictor (e.g., 103f in FIG. 1A) is compared with the way that is indicated by a shadow cache tag store (e.g., 103e in FIG. 1A) to determine if the predicted way is valid.


With regard to exemplary embodiments thereof, a method for predicting a way of a set associative shadow cache is disclosed. As part of a method, a request to fetch a first far taken branch instruction of a first cache line from an instruction cache is received, and responsive to a hit in the instruction cache, a predicted way is selected from a way array using a way that corresponds to the hit in the instruction cache. A second cache line is selected from the shadow cache using the predicted way and the first cache line and the second cache line are forwarded in the same clock cycle.


Although many of the components and processes are described above in the singular for convenience, it will be appreciated by one of skill in the art that multiple components and repeated processes can also be used to practice the techniques of the present invention. Further, while the invention has been particularly shown and described with reference to specific embodiments thereof, it will be understood by those skilled in the art that changes in the form and details of the disclosed embodiments may be made without departing from the spirit or scope of the invention. For example, embodiments of the present invention may be employed with a variety of components and should not be restricted to the ones mentioned above. It is therefore intended that the invention be interpreted to include all variations and equivalents that fall within the true spirit and scope of the present invention.

Claims
  • 1. A method for fetching a cache line of a far taken branch instruction and a cache line of a target of the far taken branch instruction, the method comprising: determining a hit at a first way of an instruction cache for the far taken branch instruction;determining a target address from an information cache based on the first way;determining a second way from a shadow cache tag structure based on the target address; andfetching the far taken branch instruction from the instruction cache based on the first way and the target of the far taken branch instruction from a shadow cache based on the second way.
  • 2. The method of claim 1, wherein the information cache stores addresses for targets of far taken branch instructions.
  • 3. The method of claim 1, wherein the far taken branch instruction is in a first cache line and the target of the far taken branch instruction is in a second cache line.
  • 4. The method of claim 3, wherein the first cache line and the second cache line are fetched in a same clock cycle.
  • 5. The method of claim 3, further comprising: forwarding the first cache line and the second cache line to a scheduler of a processor for execution by one or more execution units.
  • 6. The method of claim 1, further comprising: copying targets of one or more far taken branch instructions, including the far taken branch instruction, to the shadow cache.
  • 7. A method for fetching a cache line of a far taken branch instruction and a cache line of a target of the far taken branch instruction, the method comprising: determining a hit at a first way of an instruction cache for the far taken branch instruction;determining a second way from a way predictor based on the first way, wherein the way predictor stores predicted ways per way from the instruction cache; andfetching the far taken branch instruction from the instruction cache based on the first way and the target of the far taken branch instruction from a shadow cache based on the second way.
  • 8. The method of claim 7, wherein the far taken branch instruction is in a first cache line and the target of the far taken branch instruction is in a second cache line.
  • 9. The method of claim 8, wherein the first cache line and the second cache line are fetched in a same clock cycle.
  • 10. The method of claim 8, further comprising: forwarding the first cache line and the second cache line to a scheduler of a processor for execution by one or more execution units.
  • 11. The method of claim 7, further comprising: copying targets of one or more far taken branch instructions, including the far taken branch instruction, to the shadow cache.
  • 12. A processor for fetching a cache line of a far taken branch instruction and a cache line of a target of the far taken branch instruction, the processor comprising: a cache reader to determine a hit at a first way of an instruction cache for the far taken branch instruction;a selection component to determine a target address from an information cache based on the first way;a way selector to determine a second way from a shadow cache tag structure based on the target address; anda data selector to fetch the far taken branch instruction from the instruction cache based on the first way and the target of the far taken branch instruction from a shadow cache based on the second way.
  • 13. The processor of claim 12, wherein the information cache stores addresses for targets of far taken branch instructions.
  • 14. The processor of claim 12, wherein the far taken branch instruction is in a first cache line and the target of the far taken branch instruction is in a second cache line.
  • 15. The processor of claim 14, wherein the first cache line and the second cache line are fetched in a same clock cycle.
  • 16. The processor of claim 12, wherein the shadow cache includes targets of one or more far taken branch instructions, including the far taken branch instruction.
  • 17. A processor for fetching a cache line of a far taken branch instruction and a cache line of a target of the far taken branch instruction, the processor comprising: a cache reader to determine a hit at a first way of an instruction cache for the far taken branch instruction;a way selector to determine a second way from a way predictor based on the first way, wherein the way predictor stores predicted ways per way from the instruction cache; anda data selector to fetch the far taken branch instruction from the instruction cache based on the first way and the target of the far taken branch instruction from a shadow cache based on the second way.
  • 18. The processor of claim 17, wherein the far taken branch instruction is in a first cache line and the target of the far taken branch instruction is in a second cache line.
  • 19. The processor of claim 18, wherein the first cache line and the second cache line are fetched in a same clock cycle.
  • 20. The processor of claim 18, further comprising: one or more execution units for receiving the first cache line and the second cache line in a same clock cycle.
RELATED APPLICATIONS

This application is a continuation of U.S. patent application Ser. No. 15/257,593, filed on Sep. 6, 2016, which is a continuation of U.S. patent application Ser. No. 14/215,633, filed on Mar. 17, 2014, entitled “Method and Apparatus for Predicting the Way of Set Associative Shadow Cache,” which is hereby incorporated herein by reference in its entirety, which claims priority to U.S. Provisional Patent Application Ser. No. 61/793,703, filed on Mar. 15, 2013, entitled “Method and Apparatus for Predicting the Way of Set Associative Shadow Cache” which is also hereby incorporated herein by reference in its entirety. The following copending International Application No. PCT/US2011/051992 is incorporated herein by reference in its entirety for all purposes: “Single Cycle Multi-Branch Prediction Including Shadow Cache for Early Far Branch Prediction,” Mohammad Abdallah, filed on Sep. 16, 2011.

US Referenced Citations (462)
Number Name Date Kind
727487 Swan May 1903 A
4075704 O'Leary Feb 1978 A
4245344 Richter Jan 1981 A
4356550 Katzman et al. Oct 1982 A
4414624 Summer, Jr. et al. Nov 1983 A
4524415 Mills, Jr. et al. Jun 1985 A
4527237 Frieder et al. Jul 1985 A
4577273 Hopper et al. Mar 1986 A
4597061 Cline et al. Jun 1986 A
4600986 Scheuneman et al. Jul 1986 A
4633434 Scheuneman Dec 1986 A
4682281 Woffinden et al. Jul 1987 A
4727487 Masui et al. Feb 1988 A
4816991 Watanabe et al. Mar 1989 A
4835680 Hogg et al. May 1989 A
4920477 Colwell et al. Apr 1990 A
4930066 Yokota May 1990 A
4943909 Huang Jul 1990 A
5197130 Chen et al. Mar 1993 A
5294897 Notani et al. Mar 1994 A
5317705 Gannon et al. May 1994 A
5317754 Blandy et al. May 1994 A
5339398 Shah et al. Aug 1994 A
5404470 Miyake Apr 1995 A
5469376 Abdallah Nov 1995 A
5471593 Branigin Nov 1995 A
5509130 Trauben et al. Apr 1996 A
5517651 Huck et al. May 1996 A
5524090 Iwamura Jun 1996 A
5548742 Wang et al. Aug 1996 A
5559986 Alpert et al. Sep 1996 A
5574878 Onodera et al. Nov 1996 A
5581725 Nakayama Dec 1996 A
5590084 Miyano et al. Dec 1996 A
5634068 Nishtala et al. May 1997 A
5649136 Shen et al. Jul 1997 A
5675759 Shebanow et al. Oct 1997 A
5699537 Sharangpani et al. Dec 1997 A
5710902 Sheaffer et al. Jan 1998 A
5724565 Dubey et al. Mar 1998 A
5751982 Morley May 1998 A
5752260 Liu May 1998 A
5754818 Mohamed May 1998 A
5761476 Martell Jun 1998 A
5787494 Delano et al. Jul 1998 A
5793941 Pencis et al. Aug 1998 A
5802602 Rahman et al. Sep 1998 A
5806085 Berliner Sep 1998 A
5813031 Chou et al. Sep 1998 A
5819088 Reinders Oct 1998 A
5829028 Lynch et al. Oct 1998 A
5835951 McMahan Nov 1998 A
5852738 Bealkowski et al. Dec 1998 A
5860146 Vishin et al. Jan 1999 A
5864657 Stiffler Jan 1999 A
5872985 Kimura Feb 1999 A
5881277 Bondi et al. Mar 1999 A
5901294 Tran et al. May 1999 A
5903750 Yeh et al. May 1999 A
5905509 Jones et al. May 1999 A
5911057 Shiell Jun 1999 A
5918251 Yamada et al. Jun 1999 A
5956753 Glew et al. Sep 1999 A
5974506 Sicola et al. Oct 1999 A
5978906 Tran Nov 1999 A
5983327 Achilles et al. Nov 1999 A
6016533 Tran Jan 2000 A
6016540 Zaidi et al. Jan 2000 A
6021484 Park Feb 2000 A
6065105 Zaidi et al. May 2000 A
6073230 Pickett et al. Jun 2000 A
6075938 Bugnion et al. Jun 2000 A
6085315 Fleck et al. Jul 2000 A
6088780 Yamada et al. Jul 2000 A
6092172 Nishimoto et al. Jul 2000 A
6101577 Tran Aug 2000 A
6108769 Chinnakonda et al. Aug 2000 A
6115809 Mattson, Jr. et al. Sep 2000 A
6134634 Marshall, Jr. et al. Oct 2000 A
6138226 Yoshioka et al. Oct 2000 A
6157998 Rupley, II et al. Dec 2000 A
6167490 Levy et al. Dec 2000 A
6170051 Dowling Jan 2001 B1
6178482 Sollars Jan 2001 B1
6185660 Mulla et al. Feb 2001 B1
6205545 Shah et al. Mar 2001 B1
6209085 Hammond et al. Mar 2001 B1
6212542 Kahle et al. Apr 2001 B1
6212613 Belair Apr 2001 B1
6216215 Palanca et al. Apr 2001 B1
6226732 Pei et al. May 2001 B1
6247097 Sinharoy Jun 2001 B1
6253316 Tran et al. Jun 2001 B1
6256727 McDonald Jul 2001 B1
6256728 Witt et al. Jul 2001 B1
6260131 Kikuta et al. Jul 2001 B1
6260138 Harris Jul 2001 B1
6269439 Hanaki Jul 2001 B1
6272616 Fernando et al. Aug 2001 B1
6272662 Jadav et al. Aug 2001 B1
6275917 Okada Aug 2001 B1
6282583 Pincus et al. Aug 2001 B1
6282638 Dowling Aug 2001 B1
6308323 Douniwa Oct 2001 B1
6321298 Hubis Nov 2001 B1
6327650 Bapst et al. Dec 2001 B1
6332189 Baweja et al. Dec 2001 B1
6339822 Miller Jan 2002 B1
6341324 Caulk, Jr. et al. Jan 2002 B1
6345357 Sato Feb 2002 B1
6360311 Zandveld et al. Mar 2002 B1
6408367 Achilles et al. Jun 2002 B2
6437789 Tidwell et al. Aug 2002 B1
6449671 Patkar et al. Sep 2002 B1
6457120 Sinharoy Sep 2002 B1
6473833 Arimilli et al. Oct 2002 B1
6490673 Heishi et al. Dec 2002 B1
6502187 Miyagawa Dec 2002 B1
6529928 Resnick et al. Mar 2003 B1
6542984 Keller et al. Apr 2003 B1
6557083 Sperber et al. Apr 2003 B1
6557095 Henstrom Apr 2003 B1
6594755 Nuechterlein et al. Jul 2003 B1
6604187 McGrath et al. Aug 2003 B1
6609189 Kuszmaul et al. Aug 2003 B1
6615340 Wilmot, II Sep 2003 B1
6658549 Wilson et al. Dec 2003 B2
6668316 Gorshtein et al. Dec 2003 B1
6681395 Nishi Jan 2004 B1
6704860 Moore Mar 2004 B1
6721874 Le et al. Apr 2004 B1
6728866 Kahle et al. Apr 2004 B1
6775761 Wang et al. Aug 2004 B2
6829698 Arimilli et al. Dec 2004 B2
6850531 Rao et al. Feb 2005 B1
6882177 Reddy et al. Apr 2005 B1
6907600 Neiger et al. Jun 2005 B2
6912644 O'Connor et al. Jun 2005 B1
6920530 Musumeci Jul 2005 B2
6944744 Ahmed et al. Sep 2005 B2
6948172 D'Souza Sep 2005 B1
6950927 Apisdorf et al. Sep 2005 B1
6954846 Leibholz et al. Oct 2005 B2
6985591 Graunke Jan 2006 B2
6988183 Wong Jan 2006 B1
7007108 Emerson et al. Feb 2006 B2
7020879 Nemirovsky et al. Mar 2006 B1
7047322 Bauman et al. May 2006 B1
7111145 Chen et al. Sep 2006 B1
7117347 Col et al. Oct 2006 B2
7139855 Armstrong et al. Nov 2006 B2
7143273 Miller et al. Nov 2006 B2
7149872 Rozas et al. Dec 2006 B2
7150021 Vajjhala et al. Dec 2006 B1
7171535 Naoi Jan 2007 B2
7203824 Bean et al. Apr 2007 B2
7206925 Jacobson et al. Apr 2007 B1
7213106 Koster et al. May 2007 B1
7213248 Arimilli et al. May 2007 B2
7231106 Basavanhally Jun 2007 B2
7257695 Jiang et al. Aug 2007 B2
7278030 Chen et al. Oct 2007 B1
7284092 Nunamaker et al. Oct 2007 B2
7290261 Burky et al. Oct 2007 B2
7313775 Casey et al. Dec 2007 B2
7343476 Floyd et al. Mar 2008 B2
7373637 DeWitt et al. May 2008 B2
7380096 Rozas et al. May 2008 B1
7383427 Yamazaki Jun 2008 B2
7398347 Pechanek et al. Jul 2008 B1
7406581 Southwell et al. Jul 2008 B2
7418579 Guibert et al. Aug 2008 B2
7418582 Iacobovici et al. Aug 2008 B1
7441110 Puzak et al. Oct 2008 B1
7493475 Colavin Feb 2009 B2
7539879 Terechko et al. May 2009 B2
7546420 Shar et al. Jun 2009 B1
7577820 Wentzlaff et al. Aug 2009 B1
7613131 Decasper et al. Nov 2009 B2
7617384 Coon et al. Nov 2009 B1
7634637 Lindholm et al. Dec 2009 B1
7647483 Bates et al. Jan 2010 B2
7680988 Nickolls et al. Mar 2010 B1
7681019 Favor Mar 2010 B1
7707397 Henry et al. Apr 2010 B2
7707578 Zedlewski et al. Apr 2010 B1
7711929 Burky et al. May 2010 B2
7716460 Stempel et al. May 2010 B2
7757065 Jourdan et al. Jul 2010 B1
7770161 Mitran et al. Aug 2010 B2
7783868 Ukai Aug 2010 B2
7783869 Grandou et al. Aug 2010 B2
7809925 Mejdrich et al. Oct 2010 B2
7848129 Deshpande et al. Dec 2010 B1
7856530 Mu Dec 2010 B1
7861060 Nickolls et al. Dec 2010 B1
7877582 Gschwind et al. Jan 2011 B2
7913058 Rozas et al. Mar 2011 B2
7925869 Kelsey et al. Apr 2011 B2
8044951 Brown et al. Oct 2011 B1
8046775 Kang et al. Oct 2011 B2
8082420 Comparan et al. Dec 2011 B2
8108545 Arimilli et al. Jan 2012 B2
8145844 Bruce Mar 2012 B2
8145880 Cismas et al. Mar 2012 B1
8145882 Kishore et al. Mar 2012 B1
8200949 Tarjan et al. Jun 2012 B1
8219996 Morris Jul 2012 B1
8230423 Frigo et al. Jul 2012 B2
8239656 Rozas et al. Aug 2012 B2
8301847 Dantzig et al. Oct 2012 B2
8316435 Varadhan et al. Nov 2012 B1
8327115 Abdallah Dec 2012 B2
8438366 Akizuki et al. May 2013 B2
8522253 Rozas et al. Aug 2013 B1
8539486 Cain, III et al. Sep 2013 B2
8645965 Zimmer et al. Feb 2014 B2
8756329 Reynolds et al. Jun 2014 B2
8868838 Glasco et al. Oct 2014 B1
8930674 Avudaiyappan et al. Jan 2015 B2
9047178 Talagala et al. Jun 2015 B2
9135003 Suh et al. Sep 2015 B2
9811377 Abdallah et al. Nov 2017 B2
9823930 Abdallah et al. Nov 2017 B2
20010016901 Topham Aug 2001 A1
20010032303 Pechanek et al. Oct 2001 A1
20010049782 Hsu et al. Dec 2001 A1
20020029308 Babaian et al. Mar 2002 A1
20020062435 Nemirovsky et al. May 2002 A1
20020069326 Richardson et al. Jun 2002 A1
20020082824 Neiger et al. Jun 2002 A1
20020083312 Sinharoy Jun 2002 A1
20020099913 Steely et al. Jul 2002 A1
20020126657 Frouin et al. Sep 2002 A1
20020129085 Kubala et al. Sep 2002 A1
20020174321 John et al. Nov 2002 A1
20020188833 Henry et al. Dec 2002 A1
20030035422 Hill Feb 2003 A1
20030065887 Maiyuran et al. Apr 2003 A1
20030088752 Harman May 2003 A1
20030093776 Hilton May 2003 A1
20030101322 Gardner May 2003 A1
20030101444 Wu et al. May 2003 A1
20030126408 Vajapeyam et al. Jul 2003 A1
20030131335 Hamlin Jul 2003 A1
20030149862 Kadambi Aug 2003 A1
20030163642 Borkenhagen et al. Aug 2003 A1
20030169626 Burk et al. Sep 2003 A1
20030200396 Musumeci Oct 2003 A1
20030200412 Peinado et al. Oct 2003 A1
20030202530 Jenkins et al. Oct 2003 A1
20030225938 Glasco et al. Dec 2003 A1
20030226001 Moyer et al. Dec 2003 A1
20030233394 Rudd et al. Dec 2003 A1
20040034762 Kacevas Feb 2004 A1
20040044850 George et al. Mar 2004 A1
20040064668 Kjos et al. Apr 2004 A1
20040073909 Arimilli et al. Apr 2004 A1
20040078538 Dutt et al. Apr 2004 A1
20040093483 Nguyen et al. May 2004 A1
20040098567 Hansen et al. May 2004 A1
20040103251 Alsup May 2004 A1
20040117593 Uhlig et al. Jun 2004 A1
20040117594 Vanderspek Jun 2004 A1
20040122887 Macy Jun 2004 A1
20040138857 Souza et al. Jul 2004 A1
20040139441 Kaburaki et al. Jul 2004 A1
20040143727 McDonald Jul 2004 A1
20040158822 Sandham et al. Aug 2004 A1
20040172523 Merchant et al. Sep 2004 A1
20040187123 Tremblay et al. Sep 2004 A1
20040193857 Miller et al. Sep 2004 A1
20040202158 Takeno et al. Oct 2004 A1
20040205296 Bearden Oct 2004 A1
20040215886 Cargnoni et al. Oct 2004 A1
20040216105 Burky et al. Oct 2004 A1
20040216120 Burky et al. Oct 2004 A1
20040225872 Bonanno et al. Nov 2004 A1
20050005085 Miyanaga Jan 2005 A1
20050027961 Zhang Feb 2005 A1
20050044547 Gipp Feb 2005 A1
20050055504 Hass et al. Mar 2005 A1
20050060457 Olukotun Mar 2005 A1
20050066131 Biles et al. Mar 2005 A1
20050108480 Correale, Jr. et al. May 2005 A1
20050108715 Kanai et al. May 2005 A1
20050114603 Buti et al. May 2005 A1
20050120191 Akkary et al. Jun 2005 A1
20050120194 Kissell Jun 2005 A1
20050132145 Dybsetter et al. Jun 2005 A1
20050154867 DeWitt et al. Jul 2005 A1
20050204118 Jen et al. Sep 2005 A1
20050216920 Tewari et al. Sep 2005 A1
20050251639 Vishin et al. Nov 2005 A1
20050251649 Yamazaki Nov 2005 A1
20050262270 Latorre et al. Nov 2005 A1
20050289299 Nunamaker et al. Dec 2005 A1
20050289530 Robison Dec 2005 A1
20060004964 Conti et al. Jan 2006 A1
20060026381 Doi et al. Feb 2006 A1
20060026408 Morris et al. Feb 2006 A1
20060036516 Glebe Feb 2006 A1
20060080380 Aizu et al. Apr 2006 A1
20060094446 Duan May 2006 A1
20060095720 Biles et al. May 2006 A1
20060143390 Kottapalli Jun 2006 A1
20060161421 Kissell Jul 2006 A1
20060161921 Kissell Jul 2006 A1
20060179257 Chu et al. Aug 2006 A1
20060179281 Jensen et al. Aug 2006 A1
20060179289 Floyd et al. Aug 2006 A1
20060190707 McIlvaine et al. Aug 2006 A1
20060212687 Chen et al. Sep 2006 A1
20060230243 Cochran et al. Oct 2006 A1
20060230253 Codrescu et al. Oct 2006 A1
20060230409 Frigo et al. Oct 2006 A1
20060236074 Williamson et al. Oct 2006 A1
20060236080 Doing et al. Oct 2006 A1
20060242365 Ali et al. Oct 2006 A1
20060242384 Ahmed et al. Oct 2006 A1
20060256641 Johnstone Nov 2006 A1
20060277365 Pong Dec 2006 A1
20060282839 Hankins et al. Dec 2006 A1
20070006231 Wang et al. Jan 2007 A1
20070074005 Abernathy et al. Mar 2007 A1
20070198665 De Matteis et al. Aug 2007 A1
20070214343 Lindholm et al. Sep 2007 A1
20070226722 Chou Sep 2007 A1
20070262270 Huang et al. Nov 2007 A1
20080016507 Thomas et al. Jan 2008 A1
20080040724 Kang et al. Feb 2008 A1
20080046666 Termaine et al. Feb 2008 A1
20080052432 Wilson et al. Feb 2008 A1
20080077813 Keller et al. Mar 2008 A1
20080091880 Vishin Apr 2008 A1
20080104598 Chang May 2008 A1
20080109611 Liu et al. May 2008 A1
20080126643 Higuchi May 2008 A1
20080126771 Chen et al. May 2008 A1
20080148237 Jiang et al. Jun 2008 A1
20080184211 Nickolls et al. Jul 2008 A1
20080195844 Shen et al. Aug 2008 A1
20080215865 Hino et al. Sep 2008 A1
20080225987 Fazzi et al. Sep 2008 A1
20080235500 Davis et al. Sep 2008 A1
20080250227 Linderman et al. Oct 2008 A1
20080250232 Nakashima Oct 2008 A1
20080256278 Thomas et al. Oct 2008 A1
20080256330 Wang et al. Oct 2008 A1
20080270758 Ozer et al. Oct 2008 A1
20080270774 Singh et al. Oct 2008 A1
20080282037 Kusachi et al. Nov 2008 A1
20080320476 Wingard et al. Dec 2008 A1
20090019264 Correale, Jr. et al. Jan 2009 A1
20090031104 Vorbach et al. Jan 2009 A1
20090070554 Wang et al. Mar 2009 A1
20090113170 Abdallah Apr 2009 A1
20090119457 Latorre et al. May 2009 A1
20090138659 Lauterbach May 2009 A1
20090138670 Mutlu et al. May 2009 A1
20090150647 Mejdrich et al. Jun 2009 A1
20090150890 Yourst Jun 2009 A1
20090157980 Bruce Jun 2009 A1
20090158017 Mutlu et al. Jun 2009 A1
20090164733 Kim et al. Jun 2009 A1
20090164766 Suggs et al. Jun 2009 A1
20090165007 Aghajanyan Jun 2009 A1
20090172344 Grochowski et al. Jul 2009 A1
20090240919 Alexander et al. Sep 2009 A1
20090241084 Malley et al. Sep 2009 A1
20090249026 Smelyanskiy et al. Oct 2009 A1
20090251476 Jiao et al. Oct 2009 A1
20090282101 Lim et al. Nov 2009 A1
20090287912 Sendag Nov 2009 A1
20090307450 Lee Dec 2009 A1
20090313462 Emma et al. Dec 2009 A1
20090328053 Dice Dec 2009 A1
20100058033 Abernathy et al. Mar 2010 A1
20100064121 Alexander et al. Mar 2010 A1
20100082912 Lesartre et al. Apr 2010 A1
20100088443 Riocreux et al. Apr 2010 A1
20100100690 Rajamani et al. Apr 2010 A1
20100100704 Hill et al. Apr 2010 A1
20100100707 Mejdrich et al. Apr 2010 A1
20100115167 Tardieux et al. May 2010 A1
20100115244 Jensen et al. May 2010 A1
20100138607 Hughes et al. Jun 2010 A1
20100154042 Miyamoto et al. Jun 2010 A1
20100161948 Abdallah Jun 2010 A1
20100169578 Nychka et al. Jul 2010 A1
20100169611 Chou et al. Jul 2010 A1
20100205603 Merten et al. Aug 2010 A1
20100211746 Tsukishiro Aug 2010 A1
20100280996 Gross, IV et al. Nov 2010 A1
20100286976 Gao et al. Nov 2010 A1
20100299671 Kinsey Nov 2010 A1
20100306503 Henry et al. Dec 2010 A1
20100325394 Golla et al. Dec 2010 A1
20100332805 Blasco et al. Dec 2010 A1
20110010521 Wang et al. Jan 2011 A1
20110055479 West et al. Mar 2011 A1
20110067016 Mizrachi et al. Mar 2011 A1
20110082980 Gschwind et al. Apr 2011 A1
20110082983 Koktan Apr 2011 A1
20110093857 Sydow et al. Apr 2011 A1
20110119660 Tanaka May 2011 A1
20110153955 Herrenschmidt et al. Jun 2011 A1
20110225588 Pollock et al. Sep 2011 A1
20120005462 Hall et al. Jan 2012 A1
20120023318 Xing et al. Jan 2012 A1
20120042105 Maeda et al. Feb 2012 A1
20120042126 Krick et al. Feb 2012 A1
20120066483 Boury et al. Mar 2012 A1
20120089812 Smith Apr 2012 A1
20120096204 Auerbach et al. Apr 2012 A1
20120198209 Abdallah et al. Aug 2012 A1
20120246450 Abdallah et al. Sep 2012 A1
20120246657 Abdallah et al. Sep 2012 A1
20120278593 Clark et al. Nov 2012 A1
20130019047 Podvalny et al. Jan 2013 A1
20130036296 Hickey et al. Feb 2013 A1
20130046934 Nychka et al. Feb 2013 A1
20130086417 Sivaramakrishnan et al. Apr 2013 A1
20130097369 Talagala et al. Apr 2013 A1
20130238874 Avudaiyappan et al. Sep 2013 A1
20130283286 Lee et al. Oct 2013 A1
20130304991 Boettcher et al. Nov 2013 A1
20130311759 Abdallah et al. Nov 2013 A1
20130339671 Williams, III et al. Dec 2013 A1
20130346699 Walker Dec 2013 A1
20140032844 Avudaiyappan et al. Jan 2014 A1
20140032845 Avudaiyappan et al. Jan 2014 A1
20140032856 Avudaiyappan et al. Jan 2014 A1
20140075168 Abdallah Mar 2014 A1
20140108730 Avudaiyappan et al. Apr 2014 A1
20140123145 Barrow-Williams et al. May 2014 A1
20140156947 Avudaiyappan Jun 2014 A1
20140181833 Bird et al. Jun 2014 A1
20140281242 Abdallah et al. Sep 2014 A1
20140281411 Abdallah Sep 2014 A1
20140281412 Abdallah Sep 2014 A1
20140281416 Abdallah Sep 2014 A1
20140281426 Abdallah et al. Sep 2014 A1
20140281427 Abdallah Sep 2014 A1
20140281428 Abdallah et al. Sep 2014 A1
20140281436 Abdallah Sep 2014 A1
20140282592 Abdallah et al. Sep 2014 A1
20140282601 Abdallah Sep 2014 A1
20140317387 Abdallah et al. Oct 2014 A1
20140344554 Abdallah Nov 2014 A1
20140373022 Chan et al. Dec 2014 A1
20150039859 Abdallah Feb 2015 A1
20150046683 Abdallah Feb 2015 A1
20150046686 Abdallah Feb 2015 A1
20150186144 Abdallah Jul 2015 A1
20160041908 Avudaiyappan et al. Feb 2016 A1
20160041913 Avudaiyappan et al. Feb 2016 A1
20160041930 Avudaiyappan Feb 2016 A1
20160154653 Abdallah Jun 2016 A1
20160210145 Abdallah Jul 2016 A1
20160210176 Abdallah Jul 2016 A1
20160371188 Abdallah Dec 2016 A1
Foreign Referenced Citations (59)
Number Date Country
1214666 Apr 1999 CN
1305150 Jul 2001 CN
1451115 Oct 2003 CN
1214666 Aug 2005 CN
1713137 Dec 2005 CN
1774709 May 2006 CN
1841314 Oct 2006 CN
1841332 Oct 2006 CN
1848095 Oct 2006 CN
1881223 Dec 2006 CN
101114218 Jan 2008 CN
101151594 Mar 2008 CN
101241428 Aug 2008 CN
101344840 Jan 2009 CN
101449256 Jun 2009 CN
101582025 Nov 2009 CN
101627365 Jan 2010 CN
101916180 Dec 2010 CN
102105864 Jun 2011 CN
0596636 May 1994 EP
0706133 Apr 1996 EP
2616928 Jul 2013 EP
2343270 May 2000 GB
2000330790 Nov 2000 JP
20010050794 Jun 2001 KR
20010053622 Jun 2001 KR
20100003309 Jan 2010 KR
200707284 Mar 1995 TW
539996 Jul 2003 TW
544626 Aug 2003 TW
200401187 Jan 2004 TW
200405201 Apr 2004 TW
591530 Jun 2004 TW
200422949 Nov 2004 TW
I233545 Jun 2005 TW
I281121 May 2007 TW
200813766 Mar 2008 TW
200844853 Nov 2008 TW
200941339 Oct 2009 TW
I315488 Oct 2009 TW
200949690 Dec 2009 TW
I329437 Aug 2010 TW
I331282 Oct 2010 TW
I352288 Nov 2011 TW
201227520 Jul 2012 TW
201241744 Oct 2012 TW
201305819 Feb 2013 TW
9750031 Dec 1997 WO
9919793 Apr 1999 WO
0125921 Apr 2001 WO
2004114128 Dec 2004 WO
2007027671 Mar 2007 WO
2008021434 Feb 2008 WO
2008061154 May 2008 WO
2009012296 Jan 2009 WO
2009101563 Aug 2009 WO
2010049585 May 2010 WO
2012135031 Oct 2012 WO
2012135050 Oct 2012 WO
Non-Patent Literature Citations (372)
Entry
Rotenberg, Eric et al. “Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching,” Apr. 11, 1996 (Year: 1996).
Non-final Office Action from U.S. Appl. No. 15/357,943, dated Aug. 25, 2017, 111 pages.
Notice of Allowance and Search Report from foreign counterpart Taiwan Patent Application No. 103109479, dated Nov. 30, 2017, 4 pages. (Translation available only for Search report).
Notice of Allowance from foreign counterpart Chinese Patent Application No. 200780046679, dated Feb. 6, 2017, 8 pages.
Notice of Allowance from foreign counterpart Korean Patent Application No. 10-2015-7029262, dated Aug. 31, 2017, 3 pages.
Notice of Allowance from foreign counterpart Korean Patent Application No. 10-2016-7017150, dated Oct. 30, 2017, 3 pages.
Notice of Allowance from foreign counterpart Korean Patent Application No. 10-2017-7002379, dated Dec. 20, 2017, 3 pages.
Notice of Allowance from foreign counterpart Korean Patent Application No. 10-2017-7002473, dated Dec. 20, 2017, 6 pages.
Notice of Allowance from foreign counterpart Korean Patent Application No. 20137027841, dated Mar. 31, 2016, 2 pages.
Notice of Allowance from U.S. Appl. No. 12/296,919, dated Jul. 27, 2012, 6 pages.
Notice of Allowance from U.S. Appl. No. 12/514,303, dated Oct. 25, 2013, 12 pages.
Notice of Allowance from U.S. Appl. No. 13/428,438, dated Apr. 13, 2017, 62 pages.
Notice of Allowance from U.S. Appl. No. 13/428,438, dated Aug. 7, 2017, 42 pages.
Notice of Allowance from U.S. Appl. No. 13/428,438, dated Aug. 10, 2016, 9 pages.
Notice of Allowance from U.S. Appl. No. 13/428,438, dated Dec. 29, 2016, 9 pages.
Notice of Allowance from U.S. Appl. No. 13/428,438, dated Mar. 4, 2016, 14 pages.
Notice of Allowance from U.S. Appl. No. 13/428,438, dated Nov. 6, 2015, 9 pages.
Notice of Allowance from U.S. Appl. No. 13/428,440, dated Apr. 20, 2017, 46 pages.
Notice of Allowance from U.S. Appl. No. 13/428,440, dated Feb. 26, 2016, 10 pages.
Notice of Allowance from U.S. Appl. No. 13/428,440, dated Mar. 10, 2017, 52 pages.
Notice of Allowance from U.S. Appl. No. 13/428,440, dated Nov. 16, 2016, 9 pages.
Notice of Allowance from U.S. Appl. No. 13/428,440, dated Nov. 20, 2015, 9 pages.
Notice of Allowance from U.S. Appl. No. 13/428,452, dated Oct. 21, 2015, 9 pages.
Notice of Allowance from U.S. Appl. No. 13/475,708, dated Jun. 16, 2017, 51 pages.
Notice of Allowance from U.S. Appl. No. 13/475,708, dated Jun. 30, 2017, 53 pages.
Notice of Allowance from U.S. Appl. No. 13/475,708, dated Mar. 17, 2017, 55 pages.
Notice of Allowance from U.S. Appl. No. 13/475,708, dated Nov. 27, 2017, 24 pages.
Notice of Allowance from U.S. Appl. No. 13/475,708, dated Oct. 13, 2016, 17 pages.
Notice of Allowance from U.S. Appl. No. 13/475,739, dated Aug. 3, 2016, 11 pages.
Notice of Allowance from U.S. Appl. No. 13/475,739, dated Mar. 25, 2016, 25 pages.
Notice of Allowance from U.S. Appl. No. 13/691,609, dated Aug. 6, 2014, 11 pages.
Notice of Allowance from U.S. Appl. No. 13/691,609, dated Feb. 23, 2015, 16 pages.
Notice of Allowance from U.S. Appl. No. 14/194,589, dated Jul. 27, 2016, 7 pages.
Notice of Allowance from U.S. Appl. No. 14/213,115, dated Jun. 27, 2016, 9 pages.
Notice of Allowance from U.S. Appl. No. 14/213,115, dated Oct. 3, 2016, 20 pages.
Notice of Allowance from U.S. Appl. No. 14/213,135, dated Aug. 3, 2017, 103 pages.
Notice of Allowance from U.S. Appl. No. 14/213,135, dated Oct. 17, 2016, 17 pages.
Notice of Allowance from U.S. Appl. No. 14/213,218, dated Jun. 16, 2017, 89 pages.
Notice of Allowance from U.S. Appl. No. 14/213,692, dated Dec. 23, 2016, 19 pages.
Notice of Allowance from U.S. Appl. No. 14/213,692, dated Sep. 28, 2017, 112 pages.
Notice of Allowance from U.S. Appl. No. 14/213,730, dated Aug. 31, 2017, 96 pages.
Notice of Allowance from U.S. Appl. No. 14/213,730, dated Oct. 27, 2016, 16 pages.
Notice of Allowance from U.S. Appl. No. 14/213,854, dated Oct. 7, 2016, 19 pages.
Notice of Allowance from U.S. Appl. No. 14/214,045, dated Apr. 18, 2017, 88 pages.
Notice of Allowance from U.S. Appl. No. 14/214,045, dated Oct. 6, 2017, 137 pages.
Notice of Allowance from U.S. Appl. No. 14/214,176, dated May 10, 2017, 88 pages.
Notice of Allowance from U.S. Appl. No. 14/214,176, dated Oct. 19, 2017, 25 pages.
Notice of Allowance from U.S. Appl. No. 14/214,280, dated Jun. 29, 2017, 86 pages.
Notice of Allowance from U.S. Appl. No. 14/215,633, dated Jun. 30, 2017, 83 pages.
Notice of Allowance from U.S. Appl. No. 14/215,633, dated Mar. 23, 2017, 17 pages.
Notice of Allowance from U.S. Appl. No. 14/215,633, dated May 23, 2016, 9 pages.
Final Office Action from U.S. Appl. No. 12/296,919, dated Oct. 22, 2010, 7 pages.
Final Office Action from U.S. Appl. No. 12/514,303, dated Jan. 24, 2013, 11 pages.
Final Office Action from U.S. Appl. No. 13/428,438, dated Dec. 24, 2014, 17 pages.
Final Office Action from U.S. Appl. No. 13/428,440, dated Dec. 24, 2014, 19 pages.
Final Office Action from U.S. Appl. No. 13/428,452, dated Dec. 24, 2014, 20 pages.
Final Office Action from U.S. Appl. No. 13/475,708, dated Jun. 9, 2016, 35 pages.
Final Office Action from U.S. Appl. No. 13/475,708, dated May 8, 2015, 23 pages.
Final Office Action from U.S. Appl. No. 13/475,739, dated Feb. 4, 2015, 12 pages.
Final Office Action from U.S. Appl. No. 13/475,739, dated Nov. 23, 2015, 28 pages.
Final Office Action from U.S. Appl. No. 14/194,589, dated Apr. 19, 2016, 7 pages.
Final Office Action from U.S. Appl. No. 14/212,203, dated Dec. 13, 2016, 20 pages.
Final Office Action from U.S. Appl. No. 14/212,203, dated Sep. 12, 2017, 84 pages.
Final Office Action from U.S. Appl. No. 14/212,533, dated Jan. 4, 2017, 27 pages.
Final Office Action from U.S. Appl. No. 14/212,533, dated Sep. 8, 2017, 69 pages.
Final Office Action from U.S. Appl. No. 14/213,115, dated Feb. 3, 2015, 11 pages.
Final Office Action from U.S. Appl. No. 14/213,115, dated Mar. 7, 2016, 18 pages.
Final Office Action from U.S. Appl. No. 14/213,135, dated Oct. 26, 2015, 20 pages.
Final Office Action from U.S. Appl. No. 14/213,218, dated Jul. 6, 2016, 24 pages.
Final Office Action from U.S. Appl. No. 14/213,218, dated Jul. 22, 2015, 16 pages.
Final Office Action from U.S. Appl. No. 14/213,692, dated Jan. 20, 2016, 18 pages.
Final Office Action from U.S. Appl. No. 14/213,730, dated May 11, 2016, 14 pages.
Final Office Action from U.S. Appl. No. 14/213,854, dated Nov. 9, 2015, 19 pages.
Final Office Action from U.S. Appl. No. 14/214,045, dated Aug. 29, 2016, 14 pages.
Final Office Action from U.S. Appl. No. 14/214,176, dated Aug. 29, 2016, 17 pages.
Final Office Action from U.S. Appl. No. 14/214,280, dated Mar. 6, 2017, 12 pages.
Final Office Action from U.S. Appl. No. 14/214,280, dated Mar. 11, 2016, 18 pages.
Final Office Action from U.S. Appl. No. 14/214,280, dated Oct. 24, 2016, 20 pages.
Final Office Action from U.S. Appl. No. 14/216,493, dated Aug. 30, 2016, 21 pages.
Final Office Action from U.S. Appl. No. 14/216,493, dated May 22, 2017, 17 pages.
Final Office Action from U.S. Appl. No. 14/216,859, dated Jun. 9, 2016, 16 pages.
Final Office Action from U.S. Appl. No. 14/360,280, dated Aug. 10, 2017, 103 pages.
Final Office Action from U.S. Appl. No. 14/360,282, dated Feb. 16, 2017, 10 pages.
Final Office Action from U.S. Appl. No. 14/360,282, dated Oct. 4, 2017, 22 pages.
Final Office Action from U.S. Appl. No. 14/360,284, dated Mar. 1, 2017, 10 pages.
Final Office Action from U.S. Appl. No. 15/219,063, dated Nov. 20, 2017, 27 pages.
Final Office Action from U.S. Appl. No. 15/354,742, dated Nov. 29, 2017, 20 pages.
Final Office Action from U.S. Appl. No. 15/354,857, dated Nov. 28, 2017, 23 pages.
First Office Action and Search report from foreign counterpart China Patent Application No. 201180076248.0, dated Mar. 17, 2016, 25 pages.
First Office Action and Search Report from foreign counterpart China Patent Application No. 201480024463.X, dated Apr. 1, 2017, 31 pages (Translation available only for office action).
First Office Action and Search report from foreign counterpart Chinese Patent Application No. 201180076244.2, dated Mar. 22, 2016, 18 pages (Translation available only for Office Action).
First Office Action from foreign counterpart China Patent Application No. 201180076245.7, dated Mar. 21, 2016, 10 pages.
First Office Action from foreign counterpart China Patent Application No. 201280024012.7, dated May 30, 2016, 21 pages.
First Office Action from foreign counterpart China Patent Application No. CN201280034725, dated Oct. 26, 2015, 26 pages.
First Office Action from foreign counterpart China Patent Application No. CN201280034739, dated Nov. 3, 2015, 39 pages.
First Office Action from foreign counterpart China Patent Application No. CN201310589048, dated Feb. 2, 2016, 8 pages.
First Office Action from foreign counterpart Chinese Patent Application No. 201280024054.0, dated May 30, 2016, 24 pages.
First Office Action from foreign counterpart Chinese patent application No. 201280024095, dated May 26, 2016, 32 pages.
Fourth Office Action and Search report from foreign counterpart China Patent Application No. 201180076248.0, dated Nov. 9, 2017, 38 pages. (Translation available only for office action).
Franklin, et al., “The Expandable Split Window Paradigm for Exploiting Fine-Grain Parallelism,” ACM SIGARCH Computer Architecture News—Special Issue: Proceedings of the 19th annual international symposium on Computer architecture (ISCA '92), Association for Computing Machinery (ACM), New York, NY, vol. 20 (2), May 1992, pp. 58-67.
Garmany J., “The Power of Indexing: Oracle Tips by Burleson Consulting,” Burleson Enterprises, Inc., archived on Mar. 9, 2009, retrieved Sep. 17, 2015 via Internet: web.archive.org/web/20090309201136/http://dba-oracle.com/t_indexing_power.htm, 7 pages.
Grant of Patent for Korean Application No. 10-2014-7016763, dated Oct. 31, 2016, 2 pages.
Grant of Patent for Korean Application No. 10-2015-7028745, dated Nov. 30, 2016, 2 pages.
Hu, et al., “An Approach for Implementing Efficient Superscalar CISC Processors,” High Performance Computer Architecture, 2006, Twelfth International Symposium on Austin, Texas Feb. 11-15, 2006, pp. 40-51.
Intel “Programming on Intel® Platform,” The edition team of Intel® Software College course book, Shanghai Jiao Tong University Press, published Jan. 31, 2011, pp. 175-180.
Intention to Grant a patent for European Application No. 07811845, dated Mar. 31, 2016, 58 pages.
Intention to Grant a patent for European Application No. 12150513, dated Mar. 15, 2016, 59 pages.
International Preliminary Report on Patentability and for Application No. PCT/US2007/084710, dated May 19, 2009, 4 pages.
International Preliminary Report on Patentability and Written Opinion for Application No. PCT/US2007/066536, dated Oct. 14, 2008, 6 pages.
International Preliminary Report on Patentability and Written Opinion for Application No. PCT/US2012/038711, dated Nov. 20, 2013, 5 pages.
International Preliminary Report on Patentability and Written Opinion for Application No. PCT/US2012/038713, dated Nov. 20, 2013, 5 pages.
International Preliminary Report on Patentability for Application No. PCT/US2011/051992, dated Mar. 28, 2013, 8 pages.
International Preliminary Report on Patentability for Application No. PCT/US2011/061940, dated Jun. 5, 2014, 6 pages.
International Preliminary Report on Patentability for Application No. PCT/US2011/061953, dated Jun. 5, 2014, 7 pages.
International Preliminary Report on Patentability for Application No. PCT/US2011/061957, dated Jun. 5, 2014, 7 pages.
International Preliminary Report on Patentability for Application No. PCT/US2012/030383, dated Oct. 10, 2013, 6 pages.
International Preliminary Report on Patentability for Application No. PCT/US2012/030409, dated Oct. 10, 2013, 6 pages.
International Preliminary Report on Patentability for Application No. PCT/US2012/30360, dated Oct. 10, 2013, 6 pages.
International Preliminary Report on Patentability for Application No. PCT/US2014/024276, dated Sep. 24, 2015, 6 pages.
International Preliminary Report on Patentability for Application No. PCT/US2014/024608, dated Sep. 24, 2015, 8 pages.
International Preliminary Report on Patentability for Application No. PCT/US2014/024677, dated Sep. 24, 2015, 7 pages.
International Preliminary Report on Patentability for Application No. PCT/US2014/024722, dated Sep. 24, 2015, 6 pages.
International Preliminary Report on Patentability for Application No. PCT/US2014/024775, dated Sep. 24, 2015, 6 pages.
International Preliminary Report on Patentability for Application No. PCT/US2014/024828, dated Sep. 24, 2015, 8 pages.
International Search Report and Written Opinion for Application No. PCT/US2007/084710, dated May 22, 2008, 6 pages.
International Search Report and Written Opinion for Application No. PCT/US2011/051992, dated Mar. 28, 2012, 11 pages.
International Search Report and Written Opinion for Application No. PCT/US2011/061940, dated Jul. 20, 2012, 8 pages.
International Search Report and Written Opinion for Application No. PCT/US2011/061953, dated Jul. 24, 2012, 8 pages.
International Search Report and Written Opinion for Application No. PCT/US2011/061957, dated Jul. 20, 2012, 8 pages.
International Search Report and Written Opinion for Application No. PCT/US2012/030383, dated Oct. 25, 2012, 8 pages.
International Search Report and Written Opinion for Application No. PCT/US2012/030409, dated Oct. 12, 2012, 7 pages.
International Search Report and Written opinion for Application No. PCT/US2012/038711, dated Nov. 28, 2012, 7 pages.
International Search Report and Written Opinion for Application No. PCT/US2012/038713, dated Oct. 29, 2012, 7 pages.
International Search Report and Written Opinion for Application No. PCT/US2012/30360, dated Oct. 29, 2012, 7 pages.
International Search Report and Written Opinion for Application No. PCT/US2014/024276, dated Jul. 31, 2014, 7 pages.
International Search Report and Written Opinion for Application No. PCT/US2014/024608, dated Jul. 31, 2014, 9 pages.
International Search Report and Written Opinion for Application No. PCT/US2014/024677, dated Jun. 30, 2014, 9 pages.
International Search Report and Written Opinion for Application No. PCT/US2014/024722, dated Jun. 27, 2014, 7 pages.
International Search Report and Written Opinion for Application No. PCT/US2014/024775, dated Jun. 2, 2014, 7 pages.
International Search Report and Written Opinion for Application No. PCT/US2014/024828, dated Jul. 28, 2014, 9 pages.
International Search Report for Application No. PCT/US2007/066536, dated Jul. 30, 2008, 2 pages.
Jacobson, et al., “Path-based Next Trace Prediction,” Micro 30—Proceedings of the 30th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 1-3, 1997, IEEE Computer Society, Washington, D.C., 1997, pp. 14-23.
Kozyrakis, et al., “A New Direction for Computer Architecture Research,” Computer, IEEE Computer Society Press, Los Alamitos, CA, Nov. 1, 1998, vol. 31 (11), pp. 24-32.
Mogul J.C., et al., “Potential Benefits of Delta Encoding and Data Compression for HTTP,” Oct. 1, 1997, ACM, SIGCOMM '97, pp. 181-194.
Nagarajan et al., “A Design Space Evaluation of Grid Processor Architectures,” 34th ACM/IEEE International Symposium, Piscataway, NJ, Dec. 1-5, 2001, pp. 40-51.
Nanda, et al., “The Misprediction Recovery Cache,” International Journal of Parallel Programming—Special issue: Micro-29, 29th annual IEEE/ACM international symposium on microarchitecture, Plenum Press, New York, NY, Aug. 1998, vol. 26 (4), pp. 383-415.
Non-Final Office Action from U.S. Appl. No. 12/296,919, dated Apr. 7, 2011, 8 pages.
Non-Final Office Action from U.S. Appl. No. 12/296,919, dated Jun. 14, 2010, 7 pages.
Non-Final Office Action from U.S. Appl. No. 12/296,919, dated Mar. 7, 2012, 7 pages.
Non-Final Office Action from U.S. Appl. No. 12/514,303, dated Jun. 27, 2013, 7 pages.
Non-Final Office Action from U.S. Appl. No. 12/514,303, dated May 10, 2012, 9 pages.
Search Report for Chinese Application No. CN201280024012, dated May 19, 2016, 2 pages.
Second Office Action from foreign counterpart China Patent Application No. 201180076248.0, dated Oct. 20, 2016, 25 pages.
Second Office Action from foreign counterpart China Patent Application No. 201480024463.X, dated Nov. 14, 2017, 34 pages.
Second Office Action from foreign counterpart China Patent Application No. CN201280034725, dated Apr. 14, 2016, 8 pages.
Second Office Action from foreign counterpart China Patent Application No. CN201280034739, dated Jun. 23, 2016, 44 pages.
Second Office Action from foreign counterpart Chinese Patent Application No. 201280024054.0, dated Dec. 26, 2016, 11 pages.
Second Office Action with search report from foreign counterpart Chinese Patent Application No. 201180076244, dated Nov. 18, 2016, 21 pages (Translation available only for Office Action).
Summons to attend Oral Proceedings for European Application No. 070864410, dated Apr. 3, 2013, 3 pages.
Sun, et al., “Modeling of FPGA Local/Global Interconnect Resources and Derivation of Minimal Test Configuration,” Proceedings of the 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'02), IEEE Computer Society, Nov. 6-8, 2002, 9 pages.
Third Office Action and Search report from foreign counterpart China Patent Application No. 201180076248.0, dated May 2, 2017, 27 pages.
Third Office Action from foreign counterpart China Patent Application No. 201280024054.0, dated Jul. 28, 2017, 8 pages.
Third Office Action from foreign counterpart Chinese Patent Application No. 201180076244.2, dated May 2, 2017, 20 pages.
Third Office Action from foreign counterpart Chinese Patent Application No. 201280024012.7, dated Nov. 6, 2017, 8 pages.
Third Office Action from foreign counterpart Chinese Patent Application No. 201280034739, dated Dec. 27, 2016, 18 pages.
Wallace S., et al.,“Multiple Branch and Block Prediction,” Third International symposium on High-Performance Computer Architecture, IEEE, Feb. 1997, pp. 94-103.
Written Opinion for Application No. PCT/US2007/066536, dated Jul. 30, 2008, 5 pages.
Ye, et al., “A New Recovery Mechanism in Superscalar Microprocessors by Recovering Critical Misprediction,” IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, The Institute of Electronics, Information and Communication Engineers, Dec. 1, 2011, vol. E94-A (12), pp. 2639-2648.
Yeh, et al., “Increasing the Instruction Fetch Rate Via Multiple Branch Prediction and a Branch Address Cache,” ICS 93, Proceedings of the 7th International Conference on Supercomputing, ACM, New York, NY, Jul. 19-23, 1993, pp. 67-76.
Non-Final Office Action from U.S. Appl. No. 13/428,438, dated Apr. 24, 2014, 15 pages.
Non-Final Office Action from U.S. Appl. No. 13/428,438, dated May 1, 2015, 12 pages.
Non-Final Office Action from U.S. Appl. No. 13/428,440, dated Jun. 18, 2014, 16 pages.
Non-Final Office Action from U.S. Appl. No. 13/428,440, dated May 4, 2015, 13 pages.
Non-Final Office Action from U.S. Appl. No. 13/428,452, dated Apr. 23, 2015, 11 pages.
Non-Final Office Action from U.S. Appl. No. 13/428,452, dated Apr. 28, 2014, 21 pages.
Non-Final Office Action from U.S. Appl. No. 13/475,708, dated Feb. 11, 2015, 27 pages.
Non-Final Office Action from U.S. Appl. No. 13/475,708, dated Feb. 12, 2016, 37 pages.
Non-Final Office Action from U.S. Appl. No. 13/475,739, dated May 21, 2015, 14 pages.
Non-Final Office Action from U.S. Appl. No. 13/475,739, dated Sep. 2, 2014, 15 pages.
Non-Final Office Action from U.S. Appl. No. 13/691,609, dated Jan. 15, 2014, 5 pages.
Non-Final Office Action from U.S. Appl. No. 13/691,609, dated Sep. 5, 2013, 11 pages.
Non-Final Office Action from U.S. Appl. No. 14/194,589, dated Nov. 19, 2015, 12 pages.
Non-Final Office Action from U.S. Appl. No. 14/212,203, dated Mar. 24, 2017, 68 pages.
Non-Final Office Action from U.S. Appl. No. 14/212,203, dated Sep. 8, 2016, 52 pages.
Non-Final Office Action from U.S. Appl. No. 14/212,533, dated Apr. 20, 2017, 116 pages.
Non-Final Office Action from U.S. Appl. No. 14/212,533, dated Sep. 22, 2016, 52 pages.
Non-Final Office Action from U.S. Appl. No. 14/213,115, dated Oct. 19, 2015, 24 pages.
Non-Final Office Action from U.S. Appl. No. 14/213,115, dated Sep. 22, 2014, 19 pages.
Non-Final Office Action from U.S. Appl. No. 14/213,135, dated May 14, 2015, 23 pages.
Non-Final Office Action from U.S. Appl. No. 14/213,135, dated May 31, 2016, 14 pages.
Non-Final Office Action from U.S. Appl. No. 14/213,218, dated Apr. 22, 2015, 22 pages.
Non-Final Office Action from U.S. Appl. No. 14/213,218, dated Feb. 2, 2016, 17 pages.
Non-final Office Action from U.S. Appl. No. 14/213,692, dated Aug. 24, 2015, 30 pages.
Non-final Office Action from U.S. Appl. No. 14/213,692, dated Jun. 13, 2016, 17 pages.
Non-Final Office Action from U.S. Appl. No. 14/213,730, dated Jan. 7, 2016, 27 pages.
Non-Final Office Action from U.S. Appl. No. 14/213,854, dated Apr. 29, 2016, 13 pages.
Non-Final Office Action from U.S. Appl. No. 14/213,854, dated Jun. 19, 2015, 23 pages.
Non-Final Office Action from U.S. Appl. No. 14/214,045, dated Apr. 1, 2016, 61 pages.
Non-Final Office Action from U.S. Appl. No. 14/214,045, dated Dec. 19, 2016, 88 pages.
Non-Final Office Action from U.S. Appl. No. 14/214,176, dated Jan. 6, 2017, 36 pages.
Non-Final Office Action from U.S. Appl. No. 14/214,176, dated Mar. 25, 2016, 25 pages.
Non-Final Office Action from U.S. Appl. No. 14/214,280, dated Jan. 6, 2017, 14 pages.
Non-Final Office Action from U.S. Appl. No. 14/214,280, dated Jun. 16, 2016, 12 pages.
Non-Final Office Action from U.S. Appl. No. 14/214,280, dated Sep. 18, 2015, 18 pages.
Non-Final Office Action from U.S. Appl. No. 14/215,633, dated Oct. 22, 2015, 18 pages.
Non-final Office Action from U.S. Appl. No. 14/216,493, dated Apr. 4, 2016, 26 pages.
Non-Final Office Action from U.S. Appl. No. 14/216,493, dated Mar. 29, 2017, 18 pages.
Non-Final Office Action from U.S. Appl. No. 14/216,859, dated Jan. 28, 2016, 33 pages.
Non-Final Office Action from U.S. Appl. No. 14/360,280, dated Dec. 14, 2017, 25 pages.
Non-Final Office Action from U.S. Appl. No. 14/360,280, dated Feb. 23, 2017, 34 pages.
Non-Final Office Action from U.S. Appl. No. 14/360,282, dated Jun. 22, 2017, 97 pages.
Non-Final Office Action from U.S. Appl. No. 14/360,282, dated Oct. 21, 2016, 13 pages.
Non-final Office Action from U.S. Appl. No. 14/360,284, dated Oct. 21, 2016, 32 pages.
Non-Final Office Action from U.S. Appl. No. 14/733,827, dated Apr. 28, 2017, 99 pages.
Non-Final Office Action from U.S. Appl. No. 15/082,359, dated Aug. 11, 2017, 108 pages.
Non-Final Office Action from U.S. Appl. No. 15/219,063, dated May 30, 2017, 102 pages.
Non-Final Office Action from U.S. Appl. No. 15/257,593, dated Apr. 7, 2017, 37 pages.
Non-final Office Action from U.S. Appl. No. 15/354,742, dated Aug. 25, 2017, 152 pages.
Non-Final Office Action from U.S. Appl. No. 15/354,857, dated Sep. 12, 2017, 111 pages.
Abandonment from U.S. Appl. No. 13/824,013, dated Mar. 3, 2015, 1 page.
Advisory Action from U.S. Appl. No. 12/296,919, dated Aug. 26, 2011, 3 pages.
Advisory Action from U.S. Appl. No. 14/214,280, dated May 15, 2017, 3 pages.
Barham P., et al., “Xen and the Art of Virtualization,” Proceedings of the ACM Symposium on Operating Systems Principles, XP002298786, Oct. 2003, pp. 164-177.
Communication pursuant to Article 94(3) EPC for European Application No. 070864410, dated Mar. 16, 2012, 4 pages.
Communication pursuant to Article 94(3) EPC for European Application No. 070864410, dated Nov. 14, 2012, 4 pages.
Communication pursuant to Article 94(3) EPC for European Application No. 07811845, dated Apr. 16, 2014, 5 pages.
Communication pursuant to Article 94(3) EPC for European Application No. 07811845, dated Dec. 21, 2015, 3 pages.
Communication pursuant to Article 94(3) EPC for European Application No. 07811845, dated Feb. 3, 2014, 5 pages.
Communication pursuant to Article 94(3) EPC for European Application No. 07811845, dated Feb. 16, 2011, 6 pages.
Communication pursuant to Article 94(3) EPC for European Application No. 07811845, dated Jan. 27, 2012, 7 pages.
Communication pursuant to Article 94(3) EPC for European Application No. 12150513, dated Apr. 16, 2013, 5 pages.
Communication pursuant to Article 94(3) EPC for European Application No. 12150513, dated Dec. 21, 2015, 4 pages.
Communication pursuant to Article 94(3) EPC for European Application No. 12150513, dated May 9, 2014, 8 pages.
Communication pursuant to Article 94(3) EPC for European Application No. 12174228, dated Jun. 11, 2013, 3 pages.
Communication pursuant to Article 94(3) EPC for European Application No. 12764627, dated Oct. 4, 2016, 4 pages.
Communication pursuant to Article 94(3) EPC for European Application No. 12788989.7, dated Jun. 22, 2017, 6 pages.
Communication pursuant to Rules 161(2) and 162 EPC for Application No. 12763717, dated Nov. 22, 2013, 3 pages.
Communication pursuant to Rules 70(2) and 70a(2) EPC for Application No. 12763717, dated Oct. 10, 2014, 1 page.
Communication pursuant to Rules 70(2) and 70a(2) EPC for European Application No. 11876314.3, dated Jul. 1, 2016, 1 page.
Cooperman, “Cache Basics,” Winter 2003, downloaded from http://www.ccs.neu.edu/course/com3200/parent/NOTES/cache-basics.html on Sep. 24, 2015, 3 pages. (no publication month available).
Decision to Grant a Patent for European Application No. 07811845, dated Jun. 16, 2016, 2 pages.
Decision to Grant a Patent for European Application No. 12150513, dated Jun. 16, 2016, 2 pages.
Decision to Grant a Patent for European Application No. 12174228, dated Dec. 13, 2013, 5 pages.
Decision to Grant a Patent for Korean Application No. KR1020137027843, dated Apr. 29, 2016, 2 pages.
Decision to Grant a Patent for Korean Patent Application No. 20137027842, dated Mar. 31, 2016, 2 pages.
Decision to grant a patent from foreign counterpart Korean Patent Application No. 10-2014-7016774, dated Jul. 25, 2016, 2 pages.
Decision to Grant a Patent from foreign counterpart Korean Patent Application No. 20137033565, dated Apr. 29, 2016, 2 pages.
Decision to Grant a Patent from foreign counterpart Korean Patent Application No. 20137033566, dated Apr. 29, 2016, 2 pages.
Decision to Grant a Patent from foreign counterpart Korean Patent Application No. KR1020157029107, dated Apr. 25, 2017, 2 pages.
Examination Report for European Application No. 12763717, dated Nov. 28, 2016, 5 pages.
Extended European Search Report for Application No. 07811845.2, dated Nov. 2, 2009, 7 pages.
Extended European Search Report for Application No. 07864410, dated Feb. 19, 2010, 8 pages.
Extended European Search Report for Application No. 11876314.3, dated Jun. 14, 2016, 6 pages.
Extended European Search Report for Application No. 12150513, dated Jun. 19, 2012, 8 pages.
Extended European Search Report for Application No. 12174228, dated Oct. 16, 2012, 4 pages.
Extended European Search Report for Application No. 12174229, dated Jul. 4, 2014, 10 pages.
Extended European Search Report for Application No. 12788989, dated May 12, 2016, 9 pages.
Extended European Search Report for Application No. 12789667, dated Feb. 26, 2016, 7 pages.
Extended European Search Report for Application No. 14769411.1, dated Apr. 5, 2017, 8 pages.
Extended European Search Report for Application No. 14769450.9, dated Feb. 21, 2017, 16 pages.
Extended European Search Report for Application No. 14770976.0, dated Jul. 3, 2017, 9 pages.
Extended European Search Report for Application No. 16196777.3, dated Mar. 20, 2017, 6 pages.
Extended European Search Report for Application No. EP11826042, dated Jan. 24, 2014, 6 pages.
Extended European Search Report for Application No. EP11876128, dated Jun. 21, 2016, 8 pages.
Extended European Search Report for Application No. EP11876130, dated Jun. 1, 2016, 7 pages.
Extended European Search Report for Application No. EP12763717, dated Sep. 24, 2014, 5 pages.
Extended European Search Report for Application No. EP12764627, dated Jul. 10, 2014, 5 pages.
Extended European Search Report for Application No. EP12764838, dated Jul. 10, 2014, 5 pages.
Final Office Action from U.S. Appl. No. 12/296,919, dated Jun. 14, 2011, 7 pages.
Notice of Allowance from U.S. Appl. No. 14/215,633, dated Oct. 4, 2017, 15 pages.
Notice of Allowance from U.S. Appl. No. 14/215,633, dated Sep. 29, 2016, 13 pages.
Notice of Allowance from U.S. Appl. No. 14/216,493, dated Aug. 4, 2017, 95 pages.
Notice of Allowance from U.S. Appl. No. 14/216,859, dated Dec. 1, 2017, 113 pages.
Notice of Allowance from U.S. Appl. No. 14/216,859, dated Jan. 24, 2017, 17 pages.
Notice of Allowance from U.S. Appl. No. 14/360,284, dated Jun. 14, 2017, 100 pages.
Notice of Allowance from U.S. Appl. No. 14/733,827, dated Sep. 22, 2017, 30 pages.
Notice of Allowance from U.S. Appl. No. 15/019,920, dated Dec. 6, 2017, 24 pages.
Notice of Allowance from U.S. Appl. No. 15/019,920, dated Jul. 14, 2017, 100 pages.
Notice of Allowance from U.S. Appl. No. 15/082,867, dated Dec. 22, 2017, 25 pages.
Notice of Allowance from U.S. Appl. No. 15/082,867, dated Jul. 7, 2017, 98 pages.
Notice of Allowance from U.S. Appl. No. 15/257,593, dated Oct. 11, 2017, 95 pages.
Notice of Final Rejection from foreign counterpart Korean Patent Application No. 10-2015-7029262, dated May 23, 2017, 7 pages.
Notice of Preliminary Rejection from foreign counterpart Korean Patent Application No. 10-2016-7017150, dated Apr. 20, 2017, 5 pages.
Notice on Grant of Patent Right for Invention from foreign counterpart China Application No. 201180076244.2, dated Aug. 28, 2017, 4 pages.
Notice on Grant of Patent Right for Invention from foreign counterpart Chinese Patent Application No. 201280024054.0, dated Dec. 1, 2017, 4 pages.
Notice on Grant of Patent Right for Invention from foreign counterpart Chinese Patent Application No. 201280024095.X, dated Nov. 7, 2017, 6 pages.
Notification of Reason for Refusal from Foreign Counterpart Korean Patent Application No. 10-2013-7027842, dated Sep. 18, 2015, 7 pages.
Notification of Reason for Refusal from foreign counterpart Korean Patent Application No. 10-2014-7016774, dated Jan. 28, 2016, 4 pages.
Notification of Reason for Refusal from foreign counterpart Korean Patent Application No. 10-2015-7029262, dated Oct. 17, 2016, 12 pages.
Notification of Reason for Refusal from foreign counterpart Korean Patent Application No. 10-2017-7002379, dated May 26, 2017, 6 pages.
Notification of Reason for Refusal from foreign counterpart Korean Patent Application No. 10-2017-7002473, dated May 26, 2017, 7 pages.
Notification of Reason for Refusal from foreign counterpart Korean Patent Application No. 20137027841, dated Sep. 18, 2015, 10 pages.
Notification of Reason for Refusal from foreign counterpart Korean Patent Application No. 20137033565, dated Sep. 30, 2015, 6 pages.
Notification of Reason for Refusal from foreign counterpart Korean Patent Application No. 20137033566, dated Sep. 30, 2015, 9 pages.
Notification of Reason for Refusal from foreign counterpart Korean Patent Application No. KR1020137027843, dated Sep. 30, 2015, 8 pages.
Notification of Reason for Refusal from foreign counterpart Korean Patent Application No. KR1020157029107, dated Oct. 13, 2016, 11 pages.
Notification of Reason for Refusal from Korean Application No. 10-2014-7016763, dated Apr. 29, 2016, 11 pages.
Notification of Reason for Refusal from Korean Application No. 10-2015-7028745, dated May 23, 2016, 8 pages.
Notification to Grant Patent Right for Invention from foreign counterpart China Patent Application No. 201180076245.7, dated Nov. 2, 2016, 3 pages.
Notification to Grant Patent Right for Invention from foreign counterpart China Patent Application No. CN201280034725, dated Aug. 12, 2016, 3 pages.
Notification to Grant Patent Right for Invention from foreign counterpart China Patent Application No. CN201310589048, dated May 5, 2016, 3 pages.
Nuth et al., “The Named-State Register File: Implementation and Performance,” High-Performance Computer Architecture, First IEEE Symposium, Jan. 22-25, 1995, 10 pages.
Office Action and Search Report from foreign counterpart Taiwan Patent Application No. 100142885, dated Jan. 23, 2017, 12 pages.
Office Action and Search Report from foreign counterpart Taiwan Patent Application No. 101117854, dated Mar. 30, 2017, 7 pages.
Office Action from foreign counterpart Chinese Patent Application No. 200780046679, dated May 21, 2013, 14 pages.
Office Action from foreign counterpart Chinese patent application No. 201280024012, dated Feb. 3, 2017, 20 pages.
Office Action from foreign counterpart Chinese patent application No. 201280024095, dated Feb. 4, 2017, 31 pages.
Office Action from foreign counterpart European Patent Application No. EP12764838, dated Oct. 4, 2016, 4 pages.
Office Action from foreign counterpart Taiwan Patent Application No. 20140109479, dated Nov. 28, 2016, 7 pages.
Partial European Search Report for Application No. 12174229, dated Oct. 10, 2012, 7 pages.
Partial Supplementary European Search Report for Application No. 14769450.9, dated Oct. 11, 2016, 8 pages.
Partial Supplementary European Search Report for Application No. EP14770976.0, dated Mar. 24, 2017, 7 pages.
Restriction Requirement from U.S. Appl. No. 12/296,919, dated Feb. 8, 2011, 4 pages.
Restriction Requirement from U.S. Appl. No. 12/514,303, dated Oct. 15, 2012, 4 pages.
Restriction Requirement from U.S. Appl. No. 14/360,282, dated Jul. 28, 2016, 4 pages.
Rixner, et al., “Register Organization for Media Processing,” HPCA-6—Proceedings of the 6th International Symposium on High-Performance Computer Architecture, Jan. 8-12, 2000, IEEE, Toulouse, France, pp. 375-386.
Rotenberg E., et al., “Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching,” Micro 29—Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, IEEE Computer Society, Apr. 11, 1996, 48 pages.
Santos, et al., “The 2D-VLIW Architecture,” Technical Report IC-06-006, Instituto de Computacao, Universidad Estadual de Campinas, Mar. 2006, 13 pages.
Sassone et al., “Dynamic Strands: Collapsing Speculative Dependence Chains for Reducing Pipeline Communication,” Microarchitecture, IEEE, 37th International Symposium on Portland, USA Dec. 2004, pp. 7-17, Piscataway, NJ, USA.
Abandonment from U.S. Appl. No. 14/212,203, mailed Jul. 26, 2018, 2 pages.
Abandonment from U.S. Appl. No. 15/354,857, mailed Jul. 30, 2018, 2 pages.
Final Office Action from U.S. Appl. No. 14/360,280, dated Jul. 24, 2018, 24 pages.
Notice of Allowance from U.S. Appl. No. 13/824,013, dated Jul. 23, 2018, 15 pages.
Notice of Allowance from U.S. Appl. No. 14/216,493, dated Aug. 1, 2018, 14 pages.
Notice of Allowance from U.S. Appl. No. 15/408,255, dated Jul. 25, 2018, 136 pages.
Abandonment from U.S. Appl. No. 14/212,533, mailed Jun. 19, 2018, 3 pages.
Abandonment from U.S. Appl. No. 14/360,282, mailed May 25, 2018, 2 pages.
Advisory Action from U.S. Appl. No. 14/212,203, dated Apr. 5, 2018, 8 pages.
Communication pursuant to Article 94(3) EPC for Application No. 14770976.0, dated Mar. 16, 2018, 4 pages.
Communication pursuant to Article 94(3) EPC for Application No. 11876128.7, dated Feb. 5, 2018, 9 pages.
Communication pursuant to Article 94(3) EPC for Application No. 11876130.3, dated Feb. 5, 2018, 9 pages.
Communication pursuant to Article 94(3) EPC for Application No. 11876314.3, dated Feb. 5, 2018, 8 pages.
Communication pursuant to Article 94(3) EPC for Application No. 12789667.8, dated Feb. 21, 2018, 4 pages.
Corrected Notice of Allowance from U.S. Appl. No. 15/219,063, dated Jun. 28, 2018, 8 pages.
Corrected Notice of Allowance from U.S. Appl. No. 15/357,943, dated Apr. 2, 2018, 4 pages.
Non-Final Office Action from U.S. Appl. No. 15/712,017, dated May 7, 2018, 127 pages.
Notice of Allowance from U.S. Appl. No. 14/216,493, dated Apr. 2, 2018, 22 pages.
Notice of Preliminary Rejection from foreign counterpart Korean Patent Application No. 10-2018-7003058, dated Jun. 4, 2018, 10 pages.
Advisory Action from U.S. Appl. No. 14/360,282, dated Jan. 23, 2018, 2 pages.
Corrected Notice of Allowance from U.S. Appl. No. 13/475,708, dated Feb. 14, 2018, 27 pages.
Corrected Notice of Allowance from U.S. Appl. No. 13/475,708, dated Feb. 26, 2018, 31 pages.
Final Office Action from U.S. Appl. No. 15/082,359, dated Jan. 31, 2018, 22 pages.
First Office Action and Search Report from foreign counterpart Chinese Patent Application No. 201480024528.0, dated Jan. 26, 2018, 19 pages.
First Office Action and Search Report from foreign counterpart Chinese Patent Application No. 201480024832.5, dated Feb. 6, 2018, 15 pages. (Translation available only for office action).
Intention to grant from foreign counterpart European Patent Application No. 12788989.7, dated Feb. 23, 2018, 47 pages.
Non-Final Office Action from U.S. Appl. No. 13/824,013, dated Feb. 7, 2018, 141 pages.
Notice of Allowance from U.S. Appl. No. 15/082,359, dated Mar. 21, 2018, 9 pages.
Notice of Allowance from U.S. Appl. No. 15/219,063, dated Mar. 19, 2018, 28 pages.
Notice of Allowance from U.S. Appl. No. 15/357,943, dated Jan. 16, 2018, 16 pages.
Notice on Grant of Patent Right for Invention from foreign counterpart Chinese Patent Application No. 201180076248.0, dated Feb. 27, 2018, 6 pages.
Notice on Grant of Patent Right for Invention from foreign counterpart Chinese Patent Application No. 201280024012.7, dated Mar. 12, 2018, 4 pages.
First Examination Report from foreign counterpart Indian Patent Application No. 51/KOLNP/2012, dated Jul. 30, 2018, 7 pages.
Non-Final Office Action from U.S. Appl. No. 15/408,323, dated Oct. 9, 2018, 144 pages.
Non-Final Office Action from U.S. Appl. No. 15/853,323, dated Aug. 28, 2018, 115 pages.
Non-Final Office Action from U.S. Appl. No. 15/866,323, dated Oct. 1, 2018, 121 pages.
Notice of Allowance from U.S. Appl. No. 14/213,135, dated Oct. 3, 2018, 34 pages.
Notice of Allowance from U.S. Appl. No. 14/360,284, dated Oct. 12, 2018, 45 pages.
Notice of Allowance from U.S. Appl. No. 15/408,311, dated Aug. 28, 2018, 138 pages.
Notice of Allowance from U.S. Appl. No. 15/712,017, dated Oct. 3, 2018, 16 pages.
Notice of Allowance from U.S. Appl. No. 13/824,013, dated Sep. 19, 2018, 6 pages.
Notice of Allowance from U.S. Appl. No. 15/408,269, dated Sep. 24, 2018, 137 pages.
Communication pursuant to Article 94(3) EPC for Application No. 11876314.3, dated Oct. 19, 2018, 5 pages.
Communication pursuant to Article 94(3) EPC for Application No. 11876314.3, dated Sep. 24, 2018, 6 pages.
Office Action and Search Report from foreign counterpart Taiwan Patent Application No. 106127331, dated Nov. 23, 2018, 13 pages.
Second Office Action from foreign counterpart Chinese Patent Application No. 201480024528.0, dated Oct. 8, 2018, 7 pages.
Notice of Allowance from U.S. Appl. No. 13/824,013, dated Nov. 13, 2018, 12 pages.
Non-Final Office Action from U.S. Appl. No. 15/354,742 , dated Dec. 4, 2018, 54 pages.
Non-Final Office Action from U.S. Appl. No. 15/283,836, dated Dec. 27, 2018, 150 pages.
Notice of Allowance from U.S. Appl. No. 15/706,056, dated Dec. 28, 2018, 138 pages.
Communication pursuant to Article 94(3) EPC for Application No. 12174229.0, dated Dec. 20, 2018, 5 pages.
Communication pursuant to Article 94(3) EPC for Application No. 14769411.1, dated Dec. 7, 2018, 7 pages.
Notice of Allowance from foreign counterpart Korean Patent Application No. 10-2018-7003058, dated Dec. 31, 2018, 3 pages.
Related Publications (1)
Number Date Country
20180165206 A1 Jun 2018 US
Provisional Applications (1)
Number Date Country
61793703 Mar 2013 US
Continuations (2)
Number Date Country
Parent 15257593 Sep 2016 US
Child 15862496 US
Parent 14215633 Mar 2014 US
Child 15257593 US