Allan et al., “Efficient critical area algorithms and their application to yield improvement and test strategies”, Proceedings of the IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, Oct. 17, 1994, pp. 88-96.* |
Mital et al., “A rule based inspection for printed circuits boards”, 1990 IEEE Region 10 Conference on Computer and Communication Systems, vol. 2, Sep. 24, 1990, pp. 746-749.* |
Bond et al., “Use of multiple lithography monitors in a defect control strategy for high volume manufacturing”, 1999 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop, Sep. 8, 1999, pp. 265-269.* |
Reiser et al., “Estimating component-defect probability from masked system success/failure data”, IEEE Transactions on Reliability, vol. 45, No. 2, Jun. 1996, pp. 238-243.* |
Le et al., “Adaptive thresholding-a robust fault detection approach”, Proceedings of the 36th IEEE Conference on Decision and Control, vol. 5, Dec. 10, 1997, pp. 4490-4495.* |
Woo et al., “Automated shadow mask inspection using DSP”, IEEE/RSJ International Workshop on Intelligent Robots and Systems, vol. 1, Nov. 3, 1991, pp. 303-306.* |
Hess et al., “Modeling of Real Defect Outlines and Parameter Extraction Using a Checkerboard Test Structure to Localize Defects”, IEEE Transactions on Semiconductor Manufacturing, vol. 7, No. 3, Aug. 1994, pp. 284-292.* |
Xue et al., “Fast multi-layer critical area computation”, IEEE International Workshop on Defect and Fault Tolerance VLSI Systems, Oct. 27, 1993, pp. 117-124.* |
Hess et al., “Strategy to disentangle multiple faults to identify random defects within test structures”, Proceedings of the 1998 International Conference on Microelectronic Test Structures, Mar. 23, 1998, pp. 141-146.* |
Singh, “ADTS: an array defect-tolerance scheme for wafer scale gate arrays”, Proceedings of 1995 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, Nov. 13, 1995, pp. 126-136. |