TREA

N-polar III-nitride transistors

Follow

Information

  • Patent Grant
  • 9093366
  • Patent Number
    9,093,366
  • Date Filed
    Tuesday, April 9, 2013
    11 years ago
  • Date Issued
    Tuesday, July 28, 2015
    9 years ago
Information
Abstract
An N-polar III-N transistor includes a III-N buffer layer, a first III-N barrier layer, and a III-N channel layer, the III-N channel layer having a gate region and a plurality of access regions on opposite sides of the gate region. The compositional difference between the first III-N barrier layer and the III-N channel layer causes a conductive channel to be induced in the access regions of the III-N channel layer. The transistor also includes a source, a gate, a drain, and a second III-N barrier layer between the gate and the III-N channel layer. The second III-N barrier layer has an N-face proximal to the gate and a group-III face opposite the N-face, and has a larger bandgap than the III-N channel layer. The lattice constant of the first III-N barrier layer is within 0.5% of the lattice constant of the buffer layer.
Description
TECHNICAL FIELD

This invention relates to transistors formed of III-Nitride materials having a nitrogen-polar (N-polar) orientation.


BACKGROUND

Currently, typical power semiconductor transistors, including devices such as power MOSFETs and insulated gate bipolar transistors (IGBTs), are fabricated with silicon (Si) semiconductor material. More recently, silicon carbide (SiC) power devices have been considered due to their superior properties. III-Nitride or III-N semiconductor devices, such as gallium nitride (GaN) devices, are now emerging as attractive candidates to carry large currents, support high voltages and to provide very low on-resistance and fast switching times.


Typical III-N high electron mobility transistors (HEMTs) and related devices are formed on III-Nitride materials grown in a group-III polar orientation, such as the [0 0 0 1] (C-plane) orientation. That is, the source, gate, and drain electrodes of the HEMT are formed over the group-III face (e.g., [0 0 0 1] face) of the III-N material layers, which is typically on an opposite side of the III-N material layers from the substrate on which the III-N layers are formed. Furthermore, III-N HEMTs are typically normally-on devices, which means that they conduct current when zero voltage is applied to the gate relative to the source. These normally on devices are known as depletion mode (D-mode) devices. However, it is more desirable in power electronics to have normally-off devices, called enhancement mode (E-mode) devices, that do not conduct substantial current at zero gate voltage and require a sufficiently positive voltage applied to the gate relative to the source in order to turn on. The use of E-mode devices in power electronics can help reduce the potential for damage to the device or to other circuit components by preventing accidental turn on of the device in case of circuit failure.


SUMMARY

In a one aspect of the invention, an N-polar III-N transistor is described. The transistor includes a III-N buffer layer having a first lattice constant, and a first III-N barrier layer having a second lattice constant on the III-N buffer layer. The transistor further includes a III-N channel layer on the III-N buffer layer, the III-N channel layer having a gate region and a plurality of access regions on opposite sides of the gate region. A compositional difference between the first III-N barrier layer and the III-N channel layer causes a conductive channel to be induced in the plurality of access regions of the III-N channel layer. The transistor also includes a source, a gate, a drain, and a second III-N barrier layer between the gate and the III-N channel layer. The second III-N barrier layer has an N-face proximal to the gate and a group-III face opposite the N-face, and the second III-N barrier layer has a larger bandgap than the III-N channel layer. The second lattice constant is within 0.5% of the first lattice constant.


In a second aspect of the invention, another N-polar III-N transistor is described. The transistor includes a source, a gate, a drain, a III-N buffer layer having a first lattice constant, and a first III-N barrier layer having a second lattice constant on the III-N buffer layer. The transistor also includes a III-N channel layer between the III-N buffer layer and the gate, the III-N channel layer having an N-face proximal to the gate and a group-III face opposite the N-face. The bandgap of the III-N channel layer is smaller than that of the first III-N barrier layer. The thickness of the III-N channel layer is less than 10 nanometers, and the sheet resistance of the conductive channel formed in an access region of the transistor is less than 400 ohms/square.


In a third aspect of the invention, another N-polar III-N transistor is described. The transistor includes a source, a gate, a drain, a III-N buffer layer having a first lattice constant, and a first III-N barrier layer having a second lattice constant on the III-N buffer layer. The transistor also includes a III-N channel layer on the first III-N barrier layer, the III-N channel layer having an N-face proximal to the gate and a group-III face opposite the N-face. The III-N channel layer has a smaller bandgap than the first III-N barrier layer and includes a gate region beneath the gate. The transistor further includes a second III-N barrier layer between the gate and the III-N channel layer. The second III-N barrier layer has a larger bandgap than the III-N channel layer. The second lattice constant is within 0.5% of the first lattice constant, and the transistor is configured such that a conductive channel is induced in the gate region of the III-N channel layer during a first mode of operation where a positive voltage is applied to the gate relative to the source, but not during a second mode of operation where 0 Volts is applied to the gate relative to the source.


In a fourth aspect of the invention, an enhancement-mode N-polar III-N transistor is described. The transistor includes a source, a gate, and a drain. The transistor also includes a first III-N barrier layer and a first III-N channel layer on the first III-N barrier layer. The first III-N channel layer has an N-face proximal to the gate and a group-III face opposite the N-face. The first III-N channel layer also has a smaller bandgap than the first III-N barrier layer, and the III-N channel layer includes a gate region beneath the gate and access regions on opposite sides of the gate region. The transistor further includes a second III-N barrier layer between the gate and the first III-N channel layer, the second III-N barrier layer having a larger bandgap than the first III-N channel layer. The transistor also includes a second III-N channel layer over the access regions of the first III-N channel layer, the second III-N channel layer including a first conductive channel and having a smaller bandgap than the second III-N barrier layer. The transistor is configured such that when a positive voltage is applied to the gate relative to the source, a second conductive channel is induced in the gate region of the first III-N channel layer, and the first conductive channel and the second conductive channel are electrically coupled to form a conductive path extending from the source to the drain.


The transistors described herein can include one or more of the following features. A thickness and aluminum fractional composition of a portion of the second III-N barrier over the gate region of the III-N channel layer can be selected to cause the channel to be induced in the access regions without being induced in the gate region when 0V is applied to the gate relative to the source. The second III-N barrier can be over the gate region but not over the plurality of access regions of the III-N channel layer. A thickness and aluminum fractional composition of the second III-N barrier can be selected such that in a first mode of operation where 0V is applied to the gate relative to the source, the conductive channel is induced in the plurality of access regions without being induced in the gate region. The transistor can be configured such that in a second mode of operation where a positive voltage is applied to the gate relative to the source, the conductive channel is induced in the gate region and in the plurality of access regions of the III-N channel layer. The second III-N barrier layer can have a third lattice constant within 0.5% of the first lattice constant.


The first III-N barrier layer can include an AlxIn1-xN layer, and x can be between 82 and 83 or between 81 and 84. The transistor can further include an AlzGa1-zN or AlN layer. The AlzGa1-zN or AlN layer can be between the AlxIn1-xN layer and the III-N channel layer. The thickness of the III-N channel layer can be less than 10 nanometers. The transistor can be configured such that in a first mode of operation where 0V is applied to the gate relative to the source, the conductive channel is induced in the plurality of access regions without being induced in the gate region of the III-N channel layer, and in a second mode of operation where a positive voltage is applied to the gate relative to the source, the conductive channel is induced in the gate region and in the plurality of access regions of the III-N channel layer. The III-N buffer layer can comprise GaN. The III-N channel layer can comprise GaN. The first III-N barrier layer can comprise AlxInyGa1-x-yN, and the ratio x/y can be between 82/18 and 83/17 or between 81/19 and 84/16. The transistor can further comprise an AlzGa1-zN or AlN layer. The AlzGa1-zN or AlN layer can be between the AlxInyGa1-x-yN layer and the III-N channel layer. The thickness of the III-N channel layer can be less than 10 nanometers.


The second lattice constant can be within 0.5% of the first lattice constant. The transistor can further include a second III-N barrier layer between the gate and the III-N channel layer, wherein the second III-N barrier layer has a larger bandgap than the III-N channel layer. The second III-N barrier can be over a gate region of the transistor but not over the access region of the transistor. The thickness and aluminum fractional composition of the second III-N barrier can be selected such that in a first mode of operation where 0V is applied to the gate relative to the source, the conductive channel is induced in the plurality of access regions without being induced in the gate region. The transistor can be configured such that in a second mode of operation where a positive voltage is applied to the gate relative to the source, the conductive channel is induced in the gate region and in the plurality of access regions of the III-N channel layer. The first III-N barrier layer can comprise an AlxIn1-xN or AlxInyGa1-x-yN layer. The threshold voltage of the transistor can be greater than 2 Volts. The breakdown voltage of the transistor can be greater than 300 Volts.


The III-N channel layer can be a first III-N channel layer, and the transistor can further comprise a second III-N channel layer having a smaller bandgap than the second III-N barrier layer, wherein the second III-N barrier layer is between the first III-N channel layer and the second III-N channel layer. The second III-N channel layer can include a recess or an aperture, and the gate can be in the recess or aperture. The compositional difference between the second III-N barrier layer and the second III-N channel layer can cause a second conductive channel to be induced in the second III-N channel layer. During the first mode of operation the conductive channel in the gate region of the first III-N channel layer and the second conductive channel in the second III-N channel layer can form a continuous electrically conductive path extending from the source to the drain. The transistor can further comprise a III-N cap layer, for example and AlInN cap layer, over the second III-N channel layer. The III-N buffer layer or the first III-N channel layer can comprise GaN. The second III-N channel layer can comprise GaN. The transistor can be configured such that when the transistor is in the ON state and conducting current from the drain to the source, the current flows through both the first and second conductive channels.


The details of one or more embodiments of the subject matter described in this specification are set forth in the accompanying drawings and the description below. Other features, aspects, and advantages of the subject matter will become apparent from the description, the drawings, and the claims.





DESCRIPTION OF DRAWINGS


FIGS. 1 and 2 are cross-sectional views of N-polar III-Nitride enhancement-mode transistors.



FIG. 3A is a cross-sectional view of an N-polar III-Nitride enhancement-mode transistor while biased in the OFF state.



FIG. 3B is a cross-sectional view of the transistor of FIG. 3A while biased in the ON state.





Like reference symbols in the various drawings indicate like elements.


DETAILED DESCRIPTION

Described herein are III-Nitride (i.e., III-N) transistors, and in particular enhancement-mode (E-mode) III-N transistors, for which the III-N material is oriented in an N-polar direction. The N-polar (i.e., N-face) III-N material structure is prepared either by directly growing N-polar III-N layers on a suitable substrate such as silicon, Silicon Carbide (SiC), sapphire, Aluminum Nitride (AlN), or Gallium Nitride (GaN), or by growing the layers in reverse order in a group-III polar orientation and then accessing an N-face of the III-N material structure from the reverse side of the direction of growth, for example by removing the growth substrate and optionally by removing a portion of the III-N material that was directly adjacent to the growth substrate. As used herein, the terms III-Nitride or III-N materials, layers, devices, etc., refer to a material or device comprised of a compound semiconductor material according to the stoichiometric formula BwAlxInyGazN, where w+x+y+z is about 1, 0≦w≦1, 0≦x≦1, 0≦y≦1, and 0≦z≦1. In a III-Nitride or III-N device, such as a transistor or HEMT, the conductive channel can be partially or entirely contained within a III-N material layer.


An exemplary N-polar III-Nitride E-mode device is shown in FIG. 1. Layers 12, 14, 16, and 18 are N-polar III-N layers, oriented as shown in the [0 0 0 −1] direction. The III-N layers 12, 14, 16, and 18 are optionally on a substrate 10 such as silicon, SiC, sapphire, AlN, GaN, or other substrate material suitable for epitaxial growth of III-Nitride layers. In some implementations the substrate 10 may be omitted. A gate 23 is over III-N layer 18, with an insulating layer 20 optionally included between gate 23 and layer 18. As seen, the source and drain contacts 21 and 22, as well as the gate 23, are all formed over the N-face (e.g., [0 0 0 −1] face) of the III-N material layers, which is on an opposite side of the III-N material layers from the substrate 10. Source and drain contacts 21 and 22, respectively, are on opposite sides of the gate 23 and contact the device 2DEG channel 19 that is formed in layer 16. The portions of the III-N materials directly below the gate 23 are referred to as the gate region of the device. The portions of the III-N materials directly below the source and drain 21 and 22, are respectively referred to as the source and drain regions of the device. The portions of III-N material between the gate region and the source region, and between the gate region and the drain region, are referred to as the device access regions.


Layer 12 is a III-N buffer layer, which can for example be GaN. The buffer layer 12 can be rendered insulating or substantially free of n-type mobile carriers by including dislocations or point defects in the layer, or by doping the layer with compensating elements, such as Fe, C, and/or Mg. The buffer layer can have a substantially uniform composition throughout, or the composition can vary. For example, in some implementations the buffer layer is graded, such as by grading the aluminum composition in the buffer layer. The buffer layer 12 can be substantially thicker than any of the other III-Nitride layers in the structure. For example, buffer layer 12 may have a thickness that is at least 10 times, but typically at least 30 times, the combined thickness of the III-N layers between buffer layer 12 and the gate 23.


Layer 14 is a back-barrier III-N layer (i.e., a first III-N barrier layer). Layer 16 is a III-N channel layer, which can be formed of GaN. Layer 18 is a gate-barrier III-N layer (i.e., a second III-N barrier layer). The back-barrier III-N layer 14 has a larger bandgap than the channel layer 16, such that a 2DEG channel 19 is induced in the access regions of the channel layer 16 adjacent the interface between the back-barrier III-N layer 14 and the channel layer 16.


The portion of the 2DEG in the access regions is populated with conductive charge both when the gate 23 is biased relative to the source 21 at a voltage greater than the device threshold voltage, and when the gate 23 is biased relative to the source 21 at a voltage less than the device threshold voltage. In order to prevent surface roughening at the surface of channel layer 16 closest to back-barrier layer 14, back barrier layer 14 can have a lattice constant that is within 0.5% or within 0.2% of that of the buffer layer 12. For example, when at least a substantial portion of the thickness of layer 12, for example at least half the thickness of layer 12, is GaN, layer 14 can be AlxInyGazN, where x+y+z is about 1 and the ratio x/y is between about 81/19 and 84/16. In other implementations, layer 14 includes AlInN, where the Al composition is between 0.82 and 0.83 or between 0.81 and 0.84.


It has been found that when back barrier layer 14 has a lattice constant that is within 0.5%, or within 0.2% of that of the buffer layer 12, both the sheet charge carrier density and the carrier mobility in the 2DEG in the access regions is increased, resulting in a substantially lower sheet resistance of the 2DEG in the access regions. For example, when Al0.82In0.18N is used for the back barrier layer 14 and GaN is used for the buffer layer 12 and for the channel layer 16, a sheet charge carrier density of about 1.7×1013 cm−3 and a mobility of about 1100 cm2/V·s is achieved, resulting in a sheet resistance of about 334 ohms/square, which is less than 400 ohms/square. This is a substantially lower sheet resistance than has previously been reported for N-polar III-N devices. For comparison, when the back barrier layer in the structure described above was replaced with an AlwGa1-zN layer with w between 0.41 and 0.61, the highest sheet charge carrier density achieved was about 1.3×1013 cm−3, which occurred when w=0.41. The highest mobility achieved was about 524 cm2/V·s, which occurred when w=0.61. The lowest sheet resistance achieved was greater than 1090 ohms/square, which also occurred when w=0.61. It was unexpected that such an improvement in the 2DEG sheet charge carrier density, mobility, and sheet resistance could be achieved by utilizing a back barrier layer with a lattice constant that is within 0.5%, or within 0.2% of that of the buffer layer.


In some implementations, an additional AlN layer or AlxGa1-xN layer (not shown), preferably with x>0.5, is included either between layers 14 and 16 or between layers 12 and 14, or both. The additional AlN or AlxGa1-xN layer(s) can have a larger bandgap than the back-barrier layer 14, and may have a lattice constant which is smaller than that of buffer layer 12, in order to increase the charge density in the portion of 2DEG 19 which is in the device access regions.


In order to minimize the resistance of the channel in the device access regions (i.e., the access resistance of the device), such that resistive losses are not too large in high-voltage switching applications, the sheet resistance of the 2DEG 19 in the access regions should be kept below 400 ohms/square. The access resistance typically increases with decreasing n-type impurity concentration in layer 14, decreasing thickness of layer 14, and decreasing thickness of layer 16. For example, if layer 14 is AlInN that has a thickness of about 15 nanometers and is doped with n-type impurities at a concentration of about 4×1018 cm−3, the thickness of the channel layer can be less than 15 nm, but is typically less than 10 nm. In devices that have such a low access resistance, the carrier concentration in the portion of the 2DEG 19 which is in the access regions is typically greater than 1×1013 cm−2, and can be as high as 1.7×1013 cm−2 or higher. In previous N-polar E-mode transistors that do not include a back-barrier having a lattice constant so closely matched to that of the buffer layer 12, such low access sheet resistances could not be achieved with such a thin channel layer 16, i.e., less than 10 nanometers. Having such a thin channel layer can improve the coupling between the gate and the channel in the gate region, as well as relaxing the requirements necessary for achieving an E-mode device, as will be described below.


Still referring to FIG. 1, III-N layer 18 depletes the portion of the 2DEG channel 19 in the gate region, such that when 0V is applied to the gate relative to the source, the 2DEG 19 is substantially depleted in the gate region and the device is in the off state. A positive voltage must be applied to the gate relative to the source in order to populate the 2DEG 19 in the gate region with carriers (electrons) and thereby turn the device on. The minimum gate voltage (relative to the source) required to turn the device on is known as the device threshold voltage.


In order for the portion of 2DEG channel 19 in the gate region to be depleted of mobile charge when 0V is applied to the gate 23 relative to the source 21, layer 18 is sufficiently thick, for example thicker than 10 nanometers, and typically has a bandgap that is greater than that of channel layer 14, which can be achieved by ensuring that layer 18 has a sufficiently large aluminum fractional composition. To enable a sufficiently thick gate-barrier layer 18, the gate barrier layer 18 can be formed of a III-N material having a lattice constant that is within 0.5% or within 0.2% of that of the buffer layer 12. For example, when at least a substantial portion of the thickness of layer 12 (i.e., at least half the thickness of layer 12) is GaN, layer 18 can be AlxInyGazN, where x+y+z is about 1 and the ratio x/y is between about 81/19 and 84/16. In some implementations, layer 18 includes AlInN (i.e., AlxIn1-xN), where the Al composition x is between 0.82 and 0.83.


In many cases, layer 18 is unintentionally doped n-type, for example as a result of impurities being incorporated into the layer during growth. Layer 18 can therefore include p-type dopants to counterbalance the incorporated n-type impurities and further increase the threshold voltage of the device. In cases where layer 18 is substantially depleted of mobile charge carriers, the device can be formed either with or without insulator layer 20. However, if the p-type dopants induce a substantial concentration of holes in the gate-barrier layer 18, the device may be rendered inoperable if the insulator layer 20 is included. In this case, the device is formed without an insulator layer 20 between gate 23 and layer 18, or with gate 23 contacting at least a portion of the surface of layer 18 closest to the gate 23.


As seen in FIG. 2, in some implementations layer 18 extends all the way from source 21 to drain 22, or at least a portion of layer 18 is over the portion of 2DEG channel 19 in the access regions. In order to ensure that the portion of the 2DEG channel 19 in the access regions is not depleted of mobile charge, which would render the device inoperable, the portion of layer 18 in the access regions is made thinner than the portion beneath the gate. Alternatively, the portion of layer 18 in the access regions could have a lower p-type doping concentration than the portion of layer 18 underneath the gate.


Another N-polar III-Nitride E-mode transistor 300 is shown in FIGS. 3A and 3B. FIG. 3A illustrates the transistor 300 while 0V is applied to the gate relative to the source, such that the transistor is biased OFF, and FIG. 3B illustrates the transistor 300 when a positive voltage greater than the threshold voltage of the transistor is applied to the gate relative to the source, such that the transistor is biased ON. Similarly to the transistors of FIGS. 1 and 2, transistor 300 optionally includes a substrate 10, and also includes a III-N buffer layer 12 and a first III-N barrier layer 14 on the III-N buffer layer 12. A first III-N channel layer 26 is on the first III-N barrier layer 14, and a second III-N barrier layer 28 is on the first III-N channel layer 26. Transistor 300 also includes a second III-N channel layer 36 on the second III-N barrier layer 28, and optionally includes a III-N cap layer 32 on the second III-N channel layer 36. An aperture or recess 37 is formed in the III-N channel layer 36 over the gate region of the transistor. In FIG. 3A, layers 30 and 33 already have been formed in this aperture or recess. The aperture or recess 37 is shown to extend through the entire thickness of the III-N channel layer 36, but it may optionally extend only partially through the III-N channel layer 36 (not shown). When the III-N cap layer 32 is included, the aperture or recess 37 is formed through the entire thickness of the III-N cap layer 32, as shown, before layer 30 and gate 33 are formed. After forming the recess or aperture 37, insulator layer 30 is deposited conformally over the exposed upper surface of III-N material, including in the recess or aperture 37, as shown. Gate 33 is then formed over the insulator layer and is at least partially in the recess or aperture 37. Source and drain contacts 21 and 22, respectively, are on opposite sides of the gate 33. In some implementations, insulator layer 30 is not included, and gate 33 is formed directly on the III-N material layers (not shown).


The compositions and thicknesses of the layers in transistor 300 are selected as follows. As in the transistors of FIGS. 1 and 2, the III-N buffer layer 12 can be substantially thicker than any of the other III-Nitride layers in the structure. For example, layer 12 may have a thickness that is at least 10 times, but typically at least 30 times, the combined thickness of the other III-N layers. In some implementations, the III-N buffer layer includes or is formed of GaN. In other implementations, the upper portion of the III-N buffer layer 12 (i.e., the portion of layer 12 closest to layer 14) is GaN. When the III-N buffer layer 12 is substantially thicker than the other III-Nitride layers in the structure, the other III-N layers are strained unless their lattice constants are about the same as that of the III-N buffer layer 12.


The first III-N barrier layer 14 may have a lattice constant that is substantially the same as that of III-N buffer layer 12, such that the first III-N barrier layer 14 is under little or no strain. That is, the lattice constant of the first III-N barrier layer 14 may be within 0.5% or within 0.2% of the lattice constant of the III-N buffer layer 12. The first III-N barrier layer 14 also has a bandgap which is larger than that of the first III-N channel layer 26. For example, when the first III-N channel layer 26 and the upper portion of the III-N buffer layer 12 are GaN, the first III-N barrier layer 14 can be formed of or include AlInN (i.e., AlxIn1-xN), where the Al composition x is between 0.82 and 0.83 or between 0.81 and 0.84. Alternatively, when the first III-N channel layer 26 and the upper portion of the III-N buffer layer 12 are GaN, the first III-N barrier layer 14 can be formed of or include AlxInyGazN, where x+y+z is about 1 and the ratio x/y is between about 81/19 and 84/16. In some implementations, an additional AlN layer or AlxGa1-xN layer (not shown), preferably with x>0.5, is included either between layers 14 and 26 or between layers 12 and 14, or both. The additional AlN or AlxGa1-xN layer(s) can have a larger bandgap than that of the first III-N barrier layer 14, and may have a lattice constant which is smaller than that of III-N buffer layer 12, in order to increase the charge density in the second 2DEG 39 (shown in FIG. 3B) which is induced in the first III-N channel layer 26 when the gate of transistor 300 is biased on, as further described below.


The second III-N barrier layer 28 has a bandgap which is larger than that of both the first III-N channel layer 26 and the second III-N channel layer 36, and the composition of layer 28 can be selected such that its lattice constant is substantially the same as that of III-N buffer layer 12, so that the second III-N barrier layer 28 is under little or no strain. That is, the lattice constant of the second III-N barrier layer 28 may be within 0.5% or within 0.2% of the lattice constant of the III-N buffer layer 12. For example, when the first and second III-N channel layers 26 and 36, as well as the upper portion of the III-N buffer layer 12, are all GaN, the second III-N barrier layer 28 can be formed of or include AlInN (i.e., AlxIn1-xN), where the Al composition x is between 0.82 and 0.83 or between 0.81 and 0.84. Alternatively, the second III-N barrier layer 28 can be formed of or include AlxInyGazN, where x+y+z is about 1 and the ratio x/y is between about 81/19 and 84/16. In another implementation, the second III-N barrier layer 28 can be formed of or include AlN or AlGaN, having a larger bandgap than both layers 26 and 36, but having a smaller lattice constant than the III-N buffer layer 12.


The thickness of the second III-N barrier layer 28 is selected to be large enough that the second 2DEG 39 is substantially depleted of charge, or mobile charge is not induced in the gate region of the first III-N channel layer 26, when 0 Volts is applied to the gate 33 relative to the source 21, as illustrated in FIG. 3A. That is, during the fabrication of transistor 300, immediately after the formation of layer 26 and before the formation of any of the layers overlying layer 26, a 2DEG channel (not shown) is induced in layer 26 adjacent to the interface between layers 26 and 14. As layer 28 is deposited over layer 26, the charge concentration in the induced 2DEG gradually decreases as layer 28 is made thicker. There exists a minimum thickness for layer 28, the minimum thickness depending on the compositions of layers 26 and 28 as well as the thickness of layer 26, such that when layer 28 is grown thicker than this minimum thickness, the induced 2DEG becomes substantially depleted of charge and hence ceases to be conductive. In transistor 300, layer 28 is made thicker than this minimum thickness, thereby ensuring that 2DEG 39 is induced in the gate region of the first III-N channel layer 26 when a positive voltage greater than the transistor threshold voltage is applied to the gate 33 relative to the source 21, but not when 0V is applied to the gate relative to the source. For example, when the first III-N channel layer 26 is GaN and is about 5 nanometers or thinner, and the second III-N barrier layer 28 is Al.wIn0.1-wN with w approximately in the range of 0.82 to 0.83, layer 28 can be at least 2 nanometers, between 2 and 10 nanometers, or between 2 and 6 nanometers.


The second III-N channel layer 36, which can for example be formed of or include GaN, has a smaller bandgap than the second III-N barrier layer 28, such that 2DEG channel 29 is induced in layer 36 both when the gate of transistor 300 is biased ON and when the gate of transistor 300 is biased OFF. For a given composition of layers 28 and 36, the mobile charge density in 2DEG 29 depends on the thickness of layer 36. Increasing the thickness of layer 36 tends to increase the mobile charge carrier density in 2DEG channel 29. Having a higher 2DEG mobile carrier density can decrease the sheet resistance in the access regions of the transistor 300, leading to lower conductive losses in the transistor during operation. However, a higher 2DEG mobile carrier density also results in a lower breakdown voltage of the device. Hence, when the transistor 300 is used in applications that require a minimum transistor breakdown voltage, the thickness of layer 36 can be selected such that the resulting 2DEG mobile carrier density is about equal to or just below the carrier density that results in the transistor having the required minimum breakdown voltage.


In some implementations, an additional AlN layer or AlxGa1-xN layer (not shown), preferably with x>0.5, is included either between layers 28 and 26 or between layers 28 and 36, or both. The additional AlN or AlxGa1-xN layer(s) can have a larger bandgap than that of the second III-N barrier layer 28, and may have a lattice constant which is smaller than that of III-N buffer layer 12, in order to increase the charge density and/or the mobility of the 2DEG 29 which is induced in the second III-N channel layer 36 in the access regions of the transistor 300.


The III-N cap layer 32, when included in transistor 300, can have a larger bandgap than the second III-N channel layer 36, which in some implementations increases the breakdown voltage of the transistor. Alternatively, the cap layer 32 may have a bandgap which is smaller than or similar to that of layer 36, provided the conduction band edge of the cap layer 32 at the interface between layers 32 and 36 is at a higher absolute energy than the conduction band edge of the layer 36 at the interface between layers 32 and 36. III-N cap layer 32 may also be designed to have a similar lattice constant to that of III-N buffer layer 12. For example, when layers 12 and 36 are both GaN, the III-N cap layer 32 can be formed of or include AlInN (i.e., AlxIn1-xN), where the Al composition x is between 0.82 and 0.83 or between 0.81 and 0.84. Alternatively, the III-N cap layer 32 can be formed of or include AlxInyGazN, where x+y+z is about 1 and the ratio x/y is between about 81/19 and 84/16. Including the III-N cap layer 32 increases the separation between the uppermost III-N surface and the 2DEG 29 in the access regions of the transistor 300, which can reduce dispersion in the transistor during operation.


Insulator layer 30, which can for example be formed of or include silicon nitride, aluminum oxide, aluminum nitride, silicon dioxide, or various combinations of these insulator materials, serves as a gate insulator layer, which reduces gate leakage in the device. Insulator layer 30 can also serve as a surface passivation layer in the access regions of the transistor 300, in order to minimize or reduce dispersion transistor during operation.


The transistor 300 of FIGS. 3A and 3B operates as follows. As seen in FIG. 3A, when the transistor 300 is biased OFF, for example with 0 Volts applied to the gate 33 relative to the source 21, conductive 2DEG channel 29 is in the access regions of the transistor 300 in layer 36, but no conductive channel is present in the gate region of the transistor. Referring to FIG. 3B, when the transistor 300 is biased ON, for example by applying a sufficiently positive voltage to the gate 33 relative to the source 21, 2DEG channel 39 is induced in layer 26 in the gate region of the device. The positive gate voltage can also induce conductive portions 49, which electrically connect 2DEGs 29 and 39, thereby forming a continuous electrically conductive path extending from the source 21 to the drain 22.


Still referring to FIG. 3B, having the portion of the channel in the access regions be in a different layer from the portion of the channel in the gate region can be advantageous in that the design parameters for the gate and access regions of the device can be decoupled from one another. That is, in the transistors of FIGS. 1 and 2, designing the device to have a higher mobile carrier charge density in the access regions of the transistor reduces the maximum threshold voltage that can be obtained for the transistor. On the other hand, for transistor 300 of FIGS. 3A and 3B, the transistor threshold voltage and the mobile carrier charge density in the access regions of the transistor can be controlled independently of one another. For example, the thickness of layers 26 and 28 can be selected to produce the desired threshold voltage of the transistor, and the thickness of layer 36 can then be selected to produce the desired charge density in 2DEG 29 in the device access regions, since varying the thickness of layer 36 does not substantially vary the transistor threshold voltage. For example, layers 26 and 28 can each be less than 6 nanometers thick, such as about 3 nanometers thick, while layer 36 can be greater than 10 nanometers thick, such as about 15 nanometers thick. Having the device channel in the access regions of the device be in a different layer from the device channel in the gate region of the device, and in particular having layer 36 (which contains the 2DEG in the device access regions) be at least 2 times or at least 3 times as thick as layer 26 (which contains the 2DEG in the gate region of the device), can result in an N-Polar enhancement-mode III-Nitride transistor having a breakdown voltage greater than 300 Volts or greater than 600 Volts, a channel sheet resistance of less than 400 ohms/square in the access regions of the device while maintaining a threshold voltage of at least 2 Volts. Furthermore, because the source and drain contacts 21 and 22, respectively, do not need to be formed through a barrier layer, the source and drain contact resistances can be less than 2 ohm-mm.


A number of implementations have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the techniques and devices described herein. For example, an additional AlN layer or AlzGa1-zN layer (not shown) with z>0.5 or z>0.8 can be included between layers 18 and 16 in either device of FIG. 1 or FIG. 2. The additional AlN or AlxGa1-xN layer can have a larger bandgap than the gate-barrier layer 18, and may have a lattice constant which is smaller than that of buffer layer 12, in order to increase the charge density in the 2DEG 19. Or, the portion of the buffer layer 12 which is closest to barrier layer 14 can be undoped or unintentionally doped and can be formed of GaN, and optionally an n-type III-N layer such as n-type GaN can be included between the buffer layer 12 and the barrier layer 14. Furthermore, III-N barrier layer 14 or 28 can be made very thin, and can for example be a finite thickness that is less than 1 nanometer, for example about 0.5 nanometers or less. Having such a thin barrier layer can result in a larger mobility for a given charge density in the 2DEG in the transistor access regions. As such, a given sheet resistance in the transistor access regions can be achieved with a lower 2DEG charge density in the access regions, thereby resulting in a larger breakdown voltage. Additionally, in transistor 300 of FIGS. 3A and 3B, an additional p-type III-N layer (not shown) can be included between the gate 37 and the underlying III-N layer 26 or 28 in the recess or aperture 37. When the additional p-type III-N layer is included, the gate 33 can directly contact the p-type III-N layer. In this case, the portion of layer 30 in the gate region can be omitted, such that layer 30 is over the device access regions but is not in the gate region of the transistor. Accordingly, the scope of the disclosure is governed by the following claims.

Claims
  • 1. An N-polar III-N transistor, comprising: a III-N buffer layer having a first lattice constant;a first III-N barrier layer having a second lattice constant on the III-N buffer layer;a III-N channel layer on the III-N buffer layer, the III-N channel layer having a gate region and a plurality of access regions on opposite sides of the gate region, wherein a compositional difference between the first III-N barrier layer and the III-N channel layer causes a conductive channel to be induced in the plurality of access regions of the III-N channel layer;a source, a gate, and a drain; anda second III-N barrier layer between the gate and the III-N channel layer, the second III-N barrier being over the gate region but not over the plurality of access regions of the III-N channel layer, the second III-N barrier layer having an N-face proximal to the gate and a group-III face opposite the N-face, and the second III-N barrier layer having a larger bandgap than the III-N channel layer; whereinthe second lattice constant is within 0.5% of the first lattice constant.
  • 2. The transistor of claim 1, wherein a thickness and aluminum fractional composition of the second III-N barrier are selected to cause the channel to be induced in the access regions without being induced in the gate region when 0V is applied to the gate relative to the source.
  • 3. The transistor of claim 1, a thickness and aluminum fractional composition of the second III-N barrier being selected such that in a first mode of operation where 0V is applied to the gate relative to the source, the conductive channel is induced in the plurality of access regions without being induced in the gate region.
  • 4. The transistor of claim 3, the transistor being configured such that in a second mode of operation where a positive voltage is applied to the gate relative to the source, the conductive channel is induced in the gate region and in the plurality of access regions of the III-N channel layer.
  • 5. The transistor of claim 1, the second III-N barrier layer having a third lattice constant within 0.5% of the first lattice constant.
  • 6. The transistor of claim 1, wherein the first III-N barrier layer comprises an AlxIn1-xN layer.
  • 7. The transistor of claim 6, wherein x is between 0.82 and 0.83.
  • 8. The transistor of claim 6, wherein x is between 0.81 and 0.84.
  • 9. The transistor of claim 8, further comprising an AlzGa1-zN or AlN layer.
  • 10. The transistor of claim 9, wherein the AlzGa1-zN or AlN layer is between the AlxIn1-xN layer and the III-N channel layer.
  • 11. The transistor of claim 8, wherein a thickness of the III-N channel layer is less than 10 nanometers.
  • 12. The transistor of claim 11, wherein the transistor is configured such that in a first mode of operation where 0V is applied to the gate relative to the source, the conductive channel is induced in the plurality of access regions without being induced in the gate region of the III-N channel layer, and in a second mode of operation where a positive voltage is applied to the gate relative to the source, the conductive channel is induced in the gate region and in the plurality of access regions of the III-N channel layer.
  • 13. The transistor of claim 8, wherein the III-N buffer layer comprises GaN.
  • 14. The transistor of claim 8, wherein the III-N channel layer comprises GaN.
  • 15. The transistor of claim 1, wherein the first III-N barrier layer comprises AlxInyGa1-x-yN.
  • 16. The transistor of claim 15, wherein a ratio x/y is between 82/18 and 83/17.
  • 17. The transistor of claim 15, wherein a ratio x/y is between 81/19 and 84/16.
  • 18. The transistor of claim 17, further comprising an AlzGa1-zN or AlN layer.
  • 19. The transistor of claim 18, wherein the AlzGa1-zN or AlN layer is between the AlxInyGa1-x-yN layer and the III-N channel layer.
  • 20. The transistor of claim 17, wherein a thickness of the III-N channel layer is less than 10 nanometers.
  • 21. The transistor of claim 20, wherein the transistor is configured such that in a first mode of operation where 0V is applied to the gate relative to the source, the conductive channel is induced in the plurality of access regions without being induced in the gate region of the III-N channel layer, and in a second mode of operation where a positive voltage is applied to the gate relative to the source, the conductive channel is induced in the gate region and in the plurality of access regions of the III-N channel layer.
  • 22. An N-polar III-N transistor, comprising: a source, a gate, and a drain;a III-N buffer layer having a first lattice constant;a first III-N barrier layer having a second lattice constant on the III-N buffer layer;a III-N channel layer between the III-N buffer layer and the gate, the III-N channel layer having an N-face proximal to the gate and a group-III face opposite the N-face, the III-N channel layer having a smaller bandgap than the first III-N barrier layer; anda second III-N barrier layer between the gate and the III-N channel layer, the second III-N barrier being over a gate region of the transistor but not over an access region of the transistor, the second III-N barrier layer having a larger bandgap than the III-N channel layer; whereina thickness of the III-N channel layer is less than 10 nanometers; anda sheet resistance of a conductive channel formed in an access region of the transistor is less than 400 ohms/square.
  • 23. The transistor of claim 22, a thickness and aluminum fractional composition of the second III-N barrier being selected such that in a first mode of operation where 0V is applied to the gate relative to the source, the conductive channel is induced in the plurality of access regions without being induced in the gate region.
  • 24. The transistor of claim 23, the transistor being configured such that in a second mode of operation where a positive voltage is applied to the gate relative to the source, the conductive channel is induced in the gate region and in the plurality of access regions of the III-N channel layer.
  • 25. The transistor of claim 22, wherein the first III-N barrier layer comprises an AlxIn1-xN or AlxInyGa1-x-yN layer.
  • 26. The transistor of claim 25, wherein a ratio x/y is between 81/19 and 84/16.
  • 27. The transistor of claim 25, wherein x is between 0.81 and 0.84.
  • 28. The transistor of claim 27, further comprising an AlyGa1-yN or AlN layer between the AlxIn1-xN layer and the III-N channel layer.
  • 29. The transistor of claim 22, wherein the transistor is configured such that a threshold voltage of the transistor is greater than 2 Volts.
  • 30. The transistor of claim 29, wherein the transistor is configured such that a breakdown voltage of the transistor is greater than 300 Volts.
  • 31. An enhancement-mode N-polar III-N transistor, comprising: a source, a gate, and a drain;a III-N buffer layer having a first lattice constant;a first III-N barrier layer having a second lattice constant on the III-N buffer layer;a first III-N channel layer on the first III-N barrier layer, the III-N channel layer having an N-face proximal to the gate and a group-III face opposite the N-face, the III-N channel layer having a smaller bandgap than the first III-N barrier layer, the III-N channel layer including a gate region beneath the gate;a second III-N barrier layer between the gate and the III-N channel layer, the second III-N barrier layer having a larger bandgap than the III-N channel layer; anda second III-N channel layer having a smaller bandgap than the second III-N barrier layer, the second III-N barrier layer being between the first III-N channel layer and the second III-N channel layer; whereinthe second lattice constant is within 0.5% of the first lattice constant; andthe transistor is configured such that a conductive channel is induced in the gate region of the III-N channel layer during a first mode of operation where a positive voltage is applied to the gate relative to the source, but not during a second mode of operation where 0 Volts is applied to the gate relative to the source.
  • 32. The transistor of claim 31, wherein the second III-N channel layer includes a recess or an aperture, and the gate is in the recess or aperture.
  • 33. The transistor of claim 32, wherein a compositional difference between the second III-N barrier layer and the second III-N channel layer causes a second conductive channel to be induced in the second III-N channel layer.
  • 34. The transistor of claim 33, wherein during the first mode of operation the conductive channel in the gate region of the first III-N channel layer and the second conductive channel in the second III-N channel layer form a continuous electrically conductive path extending from the source to the drain.
  • 35. The transistor of claim 34, further comprising a III-N cap layer over the second III-N channel layer.
  • 36. The transistor of claim 34, wherein the III-N buffer layer or the first III-N channel layer comprises GaN.
  • 37. The transistor of claim 36, wherein the second III-N channel layer comprises GaN.
  • 38. An enhancement-mode N-polar III-N transistor, comprising: a source, a gate, and a drain;a first III-N barrier layer;a first III-N channel layer on the first III-N barrier layer, the first III-N channel layer having an N-face proximal to the gate and a group-III face opposite the N-face, the first III-N channel layer having a smaller bandgap than the first III-N barrier layer, the III-N channel layer including a gate region beneath the gate and access regions on opposite sides of the gate region;a second III-N barrier layer between the gate and the first III-N channel layer, the second III-N barrier layer having a larger bandgap than the first III-N channel layer; anda second III-N channel layer over the access regions of the first III-N channel layer, the second III-N channel layer including a first conductive channel and having a smaller bandgap than the second III-N barrier layer; whereinthe transistor is configured such that when a positive voltage is applied to the gate relative to the source, a second conductive channel is induced in the gate region of the first III-N channel layer, and the first conductive channel and the second conductive channel are electrically coupled to form a conductive path extending from the source to the drain.
  • 39. The transistor of claim 38, wherein the transistor is configured such that when the transistor is in the ON state and conducting current from the drain to the source, the current flows through both the first and second conductive channels.
CROSS-REFERENCE TO RELATED APPLICATION

This application claims priority to U.S. Provisional Application No. 61/621,956, filed on Apr. 9, 2012. The disclosure of the prior application is considered part of and is incorporated by reference in the disclosure of this application.

US Referenced Citations (234)
Number Name Date Kind
4300091 Schade, Jr. Nov 1981 A
4532439 Koike Jul 1985 A
4645562 Liao et al. Feb 1987 A
4728826 Einzinger et al. Mar 1988 A
4821093 Iafrate et al. Apr 1989 A
4914489 Awano Apr 1990 A
5051618 Lou Sep 1991 A
5329147 Vo et al. Jul 1994 A
5618384 Chan et al. Apr 1997 A
5646069 Jelloian et al. Jul 1997 A
5663091 Yen et al. Sep 1997 A
5705847 Kashiwa et al. Jan 1998 A
5714393 Wild et al. Feb 1998 A
5909103 Williams Jun 1999 A
5998810 Hatano et al. Dec 1999 A
6008684 Ker et al. Dec 1999 A
6097046 Plumton Aug 2000 A
6100571 Mizuta et al. Aug 2000 A
6292500 Kouchi et al. Sep 2001 B1
6307220 Yamazaki Oct 2001 B1
6316793 Sheppard et al. Nov 2001 B1
6373082 Ohno et al. Apr 2002 B1
6429468 Hsu et al. Aug 2002 B1
6475889 Ring Nov 2002 B1
6486502 Sheppard et al. Nov 2002 B1
6504235 Schmitz et al. Jan 2003 B2
6515303 Ring Feb 2003 B2
6548333 Smith Apr 2003 B2
6552373 Ando et al. Apr 2003 B2
6580101 Yoshida Jun 2003 B2
6583454 Sheppard et al. Jun 2003 B2
6586781 Wu et al. Jul 2003 B2
6624452 Yu et al. Sep 2003 B2
6649497 Ring Nov 2003 B2
6727531 Redwing et al. Apr 2004 B1
6746938 Uchiyama et al. Jun 2004 B2
6777278 Smith Aug 2004 B2
6849882 Chavarkar et al. Feb 2005 B2
6867078 Green et al. Mar 2005 B1
6914273 Ren et al. Jul 2005 B2
6946739 Ring Sep 2005 B2
6979863 Ryu Dec 2005 B2
6982204 Saxler et al. Jan 2006 B2
7030428 Saxler Apr 2006 B2
7038252 Saito et al. May 2006 B2
7045404 Sheppard et al. May 2006 B2
7053413 D'Evelyn et al. May 2006 B2
7071498 Johnson et al. Jul 2006 B2
7078743 Murata et al. Jul 2006 B2
7084475 Shelton et al. Aug 2006 B2
7109552 Wu Sep 2006 B2
7125786 Ring et al. Oct 2006 B2
7126212 Enquist et al. Oct 2006 B2
7161194 Parikh et al. Jan 2007 B2
7169634 Zhao et al. Jan 2007 B2
7170111 Saxler Jan 2007 B2
7199640 De Cremoux et al. Apr 2007 B2
7217960 Ueno et al. May 2007 B2
7230284 Parikh et al. Jun 2007 B2
7238560 Sheppard et al. Jul 2007 B2
7250641 Saito et al. Jul 2007 B2
7253454 Saxler Aug 2007 B2
7265399 Sriram et al. Sep 2007 B2
7268375 Shur et al. Sep 2007 B2
7304331 Saito et al. Dec 2007 B2
7321132 Robinson et al. Jan 2008 B2
7326971 Harris et al. Feb 2008 B2
7332795 Smith et al. Feb 2008 B2
7364988 Harris et al. Apr 2008 B2
7375407 Yanagihara et al. May 2008 B2
7382001 Beach Jun 2008 B2
7388236 Wu et al. Jun 2008 B2
7419892 Sheppard et al. Sep 2008 B2
7429534 Gaska et al. Sep 2008 B2
7432142 Saxler et al. Oct 2008 B2
7436001 Lee et al. Oct 2008 B2
7449730 Kuraguchi Nov 2008 B2
7456443 Saxler et al. Nov 2008 B2
7465967 Smith et al. Dec 2008 B2
7465997 Kinzer et al. Dec 2008 B2
7482788 Yang Jan 2009 B2
7488992 Robinson Feb 2009 B2
7501669 Parikh et al. Mar 2009 B2
7501670 Murphy Mar 2009 B2
7508014 Tanimoto Mar 2009 B2
7544963 Saxler Jun 2009 B2
7547925 Wong et al. Jun 2009 B2
7548112 Sheppard Jun 2009 B2
7550781 Kinzer et al. Jun 2009 B2
7550783 Wu et al. Jun 2009 B2
7550784 Saxler et al. Jun 2009 B2
7566580 Keller et al. Jul 2009 B2
7566918 Wu et al. Jul 2009 B2
7573078 Wu et al. Aug 2009 B2
7592211 Sheppard et al. Sep 2009 B2
7598108 Li et al. Oct 2009 B2
7601993 Hoshi et al. Oct 2009 B2
7605017 Hayashi et al. Oct 2009 B2
7612363 Takeda et al. Nov 2009 B2
7612390 Saxler et al. Nov 2009 B2
7615774 Saxler Nov 2009 B2
7629627 Mil'shtein et al. Dec 2009 B2
7638818 Wu et al. Dec 2009 B2
7655962 Simin et al. Feb 2010 B2
7678628 Sheppard et al. Mar 2010 B2
7692263 Wu et al. Apr 2010 B2
7700973 Shen et al. Apr 2010 B2
7709269 Smith et al. May 2010 B2
7709859 Smith et al. May 2010 B2
7714360 Otsuka et al. May 2010 B2
7723739 Takano et al. May 2010 B2
7728356 Suh et al. Jun 2010 B2
7745851 Harris Jun 2010 B2
7755108 Kuraguchi Jul 2010 B2
7759699 Beach Jul 2010 B2
7759700 Ueno et al. Jul 2010 B2
7777252 Sugimoto et al. Aug 2010 B2
7777254 Sato Aug 2010 B2
7795622 Kikkawa et al. Sep 2010 B2
7795642 Suh et al. Sep 2010 B2
7811872 Hoshi et al. Oct 2010 B2
7812369 Chini et al. Oct 2010 B2
7834380 Ueda et al. Nov 2010 B2
7851825 Suh et al. Dec 2010 B2
7855401 Sheppard et al. Dec 2010 B2
7859014 Nakayama et al. Dec 2010 B2
7859020 Kikkawa et al. Dec 2010 B2
7859021 Kaneko Dec 2010 B2
7875537 Suvorov et al. Jan 2011 B2
7875907 Honea et al. Jan 2011 B2
7875910 Sheppard et al. Jan 2011 B2
7875914 Sheppard Jan 2011 B2
7884394 Wu et al. Feb 2011 B2
7884395 Saito Feb 2011 B2
7892974 Ring et al. Feb 2011 B2
7893424 Eichler et al. Feb 2011 B2
7893500 Wu et al. Feb 2011 B2
7898004 Wu et al. Mar 2011 B2
7901994 Saxler et al. Mar 2011 B2
7906799 Sheppard et al. Mar 2011 B2
7915643 Suh et al. Mar 2011 B2
7915644 Wu et al. Mar 2011 B2
7919791 Flynn et al. Apr 2011 B2
7928475 Parikh et al. Apr 2011 B2
7932539 Chen et al. Apr 2011 B2
7935985 Mishra et al. May 2011 B2
7939391 Suh et al. May 2011 B2
7948011 Rajan et al. May 2011 B2
7955918 Wu et al. Jun 2011 B2
7955984 Ohki Jun 2011 B2
7960756 Sheppard et al. Jun 2011 B2
7965126 Honea et al. Jun 2011 B2
7973335 Okamoto et al. Jul 2011 B2
7982242 Goto Jul 2011 B2
7985986 Heikman et al. Jul 2011 B2
7985987 Kaneko Jul 2011 B2
8039352 Mishra et al. Oct 2011 B2
8044380 Lee Oct 2011 B2
8049252 Smith et al. Nov 2011 B2
8076698 Ueda et al. Dec 2011 B2
8076699 Chen et al. Dec 2011 B2
8093606 Sonobe et al. Jan 2012 B2
8110425 Yun Feb 2012 B2
8114717 Palacios et al. Feb 2012 B2
8153515 Saxler Apr 2012 B2
8174048 Beach May 2012 B2
8178900 Kurachi et al. May 2012 B2
8223458 Mochizuki et al. Jul 2012 B2
8237196 Saito Aug 2012 B2
8237198 Wu et al. Aug 2012 B2
8264003 Herman Sep 2012 B2
8361816 Lee et al. Jan 2013 B2
8363437 Wang et al. Jan 2013 B2
8389975 Kikuchi et al. Mar 2013 B2
8390000 Chu et al. Mar 2013 B2
8404042 Mizuhara et al. Mar 2013 B2
8431960 Beach et al. Apr 2013 B2
8455885 Keller et al. Jun 2013 B2
8471267 Hayashi et al. Jun 2013 B2
8476125 Khan et al. Jul 2013 B2
8492779 Lee Jul 2013 B2
8502323 Chen Aug 2013 B2
8519438 Mishra et al. Aug 2013 B2
8525231 Park et al. Sep 2013 B2
8598937 Lal et al. Dec 2013 B2
8603880 Yamada Dec 2013 B2
8614460 Matsushita Dec 2013 B2
8652948 Horie et al. Feb 2014 B2
8674407 Ando et al. Mar 2014 B2
8698198 Kuraguchi Apr 2014 B2
8716141 Dora et al. May 2014 B2
8772832 Boutros Jul 2014 B2
20030006437 Mizuta et al. Jan 2003 A1
20030030056 Callaway, Jr. Feb 2003 A1
20040119067 Weeks, Jr. et al. Jun 2004 A1
20050133816 Fan et al. Jun 2005 A1
20050173728 Saxler Aug 2005 A1
20060076677 Daubenspeck et al. Apr 2006 A1
20060145189 Beach Jul 2006 A1
20060189109 Fitzgerald Aug 2006 A1
20060202272 Wu et al. Sep 2006 A1
20060226442 Zhang et al. Oct 2006 A1
20060255364 Saxler et al. Nov 2006 A1
20070018199 Sheppard et al. Jan 2007 A1
20070045670 Kuraguchi Mar 2007 A1
20070128743 Huang et al. Jun 2007 A1
20070131968 Morita et al. Jun 2007 A1
20070145417 Brar et al. Jun 2007 A1
20070205433 Parikh et al. Sep 2007 A1
20070210329 Goto Sep 2007 A1
20070228477 Suzuki et al. Oct 2007 A1
20070249119 Saito Oct 2007 A1
20070295985 Weeks, Jr. et al. Dec 2007 A1
20080073670 Yang et al. Mar 2008 A1
20080272397 Koudymov et al. Nov 2008 A1
20080308813 Suh et al. Dec 2008 A1
20090045438 Inoue et al. Feb 2009 A1
20090050936 Oka Feb 2009 A1
20090072269 Suh et al. Mar 2009 A1
20090075455 Mishra Mar 2009 A1
20090085065 Mishra et al. Apr 2009 A1
20090140262 Ohki et al. Jun 2009 A1
20090267078 Mishra et al. Oct 2009 A1
20100065923 Charles et al. Mar 2010 A1
20100133506 Nakanishi et al. Jun 2010 A1
20100203234 Anderson et al. Aug 2010 A1
20100219445 Yokoyama et al. Sep 2010 A1
20110012110 Sazawa et al. Jan 2011 A1
20110127541 Wu et al. Jun 2011 A1
20120217512 Renaud Aug 2012 A1
20120267637 Jeon et al. Oct 2012 A1
20130056744 Mishra et al. Mar 2013 A1
20130328061 Chu et al. Dec 2013 A1
20140084346 Tajiri Mar 2014 A1
Foreign Referenced Citations (55)
Number Date Country
1748320 Mar 2006 CN
101107713 Jan 2008 CN
101312207 Nov 2008 CN
101897029 Nov 2010 CN
102017160 Apr 2011 CN
103477543 Dec 2013 CN
103493206 Jan 2014 CN
1 998 376 Dec 2008 EP
2 188 842 May 2010 EP
11-224950 Aug 1999 JP
2000-058871 Feb 2000 JP
2003-229566 Aug 2003 JP
2003-244943 Aug 2003 JP
2004-260114 Sep 2004 JP
2006-032749 Feb 2006 JP
2006-033723 Feb 2006 JP
2007-036218 Feb 2007 JP
2007-215331 Aug 2007 JP
2008-199771 Aug 2008 JP
2010-087076 Apr 2010 JP
2010-525023 Jul 2010 JP
2010-539712 Dec 2010 JP
10-2010-0034921 Apr 2010 KR
2011-0033584 Mar 2011 KR
10-1046055 Jul 2011 KR
200924068 Jun 2009 TW
200924201 Jun 2009 TW
200947703 Nov 2009 TW
201010076 Mar 2010 TW
201027759 Jul 2010 TW
201027912 Jul 2010 TW
201036155 Oct 2010 TW
201322443 Jun 2013 TW
WO 2004070791 Aug 2004 WO
WO 2004098060 Nov 2004 WO
WO 2005036749 Apr 2005 WO
WO 2005070007 Aug 2005 WO
WO 2005070009 Aug 2005 WO
WO 2006114883 Nov 2006 WO
WO 2007077666 Jul 2007 WO
WO 2007108404 Sep 2007 WO
WO 2008120094 Oct 2008 WO
WO 2009036181 Mar 2009 WO
WO 2009036266 Mar 2009 WO
WO 2009039028 Mar 2009 WO
WO 2009039041 Mar 2009 WO
WO 2009076076 Jun 2009 WO
WO 2009132039 Oct 2009 WO
WO 2010039463 Apr 2010 WO
WO 2010068554 Jun 2010 WO
WO 2010090885 Aug 2010 WO
WO 2010132587 Nov 2010 WO
WO 2011031431 Mar 2011 WO
WO 2011072027 Jun 2011 WO
WO 2013052833 Apr 2013 WO
Non-Patent Literature Citations (101)
Entry
Authorized officer Tae Hoon Kim, International Search Report and Written Opinion in PCT/US2013/035837, mailed Jul. 30, 2013, 9 pages.
Authorized officer Chung Keun Lee, International Search Report and Written Opinion in PCT/US2008/076030, mailed Mar. 23, 2009, 10 pages.
Authorized officer Yolaine Cussac, International Preliminary Report on Patentability in PCT/US2008/076030, Mar. 25, 2010, 5 pages.
Authorized officer Chung Keun Lee, International Search Report and Written Opinion in PCT/US2008/076079, mailed Mar. 20, 2009, 11 pages.
Authorized officer Nora Lindner, International Preliminary Report on Patentability in PCT/US2008/076079, mailed Apr. 1, 2010, 6 pages.
Authorized officer Keon Hyeong Kim, International Search Report and Written Opinion in PCT/US2008/076160 mailed Mar. 18, 2009, 11 pages.
Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2008/076160, mailed Mar. 25 2010, 6 pages.
Authorized officer Chung Keun Lee, International Search Report and Written Opinion in PCT/US2008/076199, mailed Mar. 24, 2009, 11 pages.
Authorized officer Dorothee Miilhausen, International Preliminary Report on Patentability in PCT/US2008/076199, mailed Apr. 1, 2010, 6 pages.
Authorized officer Keon Hyeong Kim, International Search Report and Written Opinion in PCT/US2008/085031, mailed Jun. 24, 2009, 11 pages.
Authorized officer Yolaine Cussac, International Preliminary Report on Patentability in PCT/US2008/085031, mailed Jun. 24, 2010, 6 pages.
Authorized officer Tae Hoon Kim, International Search Report and Written Opinion in PCT/US2009/041304, mailed Dec. 18, 2009, 13 pages.
Authorized officer Dorothée Mülhausen, International Preliminary Report on Patentability, in PCT/US2009/041304, mailed Nov. 4, 2010, 8 pages.
Authorized officer Sung Hee Kim, International Search Report and the Written Opinion in PCT/US2009/057554, mailed May 10, 2010, 13 pages.
Authorized Officer Gijsbertus Beijer, International Preliminary Report on Patentability in PCT/US2009/057554, mailed Mar. 29, 2011, 7 pages.
Authorized officer Cheon Whan Cho, International Search Report and Written Opinion in PCT/US2009/066647, mailed Jul. 1, 2010, 16 pages.
Authorized officer Athina Nikitas-Etienne, International Preliminary Report on Patentability in PCT/US2009/066647, mailed Jun. 23, 2011, 12 pages.
Authorized officer Sung Chan Chung, International Search Report and Written Opinion for PCT/US2010/021824, mailed Aug. 23, 2010, 9 pages.
Authorized officer Beate Giffo-Schmitt, International Preliminary Report on Patentability in PCT/US2010/021824, mailed Aug. 18, 2011, 6 pages.
Authorized officer Sang Ho Lee, International Search Report and Written Opinion in PCT/US2010/034579, mailed Dec. 24, 2010, 9 pages.
Authorized officer Nora Lindner, International Preliminary Report on Patentability in PCT/US2010/034579, mailed Nov. 24, 2011, 7 pages.
Authorized officer Jeongmin Choi, International Search Report and Written Opinion in PCT/US2010/046193, mailed Apr. 26, 2011, 13 pages.
Authorized officer Philippe Bécamel, International Preliminary Report on Patentability in PCT/US2010/046193, mailed Mar. 8, 2012, 10 pages.
Authorized officer Sang Ho Lee, International Search Report and Written Opinion in PCT/US2010/059486, mailed Jul. 26, 2011, 9 pages.
Authorized officer Nora Lindner, International Preliminary Report on Patentability in PCT/US2010/059486, mailed Jun. 21, 2012, 6 pages.
Authorized officer Kwan Sik Sul, International Search Report and Written Opinion in PCT/US2011/063975, mailed May 18, 2012, 8 pages.
Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2011/063975, mailed Jun. 27, 2013, 5 pages.
Authorized officer Sang-Taek Kim, International Search Report and Written Opinion in PCT/US2011/061407, mailed May 22, 2012, 10 pages.
Authorized officer Lingfei Bai, International Preliminary Report on Patentability in PCT/US2011/061407, mailed Jun. 6, 2013, 7 pages.
Authorized officer Kwan Sik Sul, International Search Report and Written Opinion in PCT/US2012/023160, mailed May 24, 2012, 9 pages.
Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2012/023160, mailed Aug. 15, 2013, 6 pages.
Authorized officer Jeongmin Choi, International Search Report and Written Opinion in PCT/US2012/027146, mailed Sep. 24, 2012, 12 pages.
Authorized officer Athina Nickitas-Etienne, International Preliminary Report on Patentability in PCT/US2012/027146, mailed Sep. 19, 2013, 9 pages.
Authorized officer Agnès Wittmann-Regis, International Preliminary Report on Patentability in PCT/US2013/035837, mailed Oct. 23, 2014, 6 pages.
Authorized officer Sang Won Choi, International Search Report and Written Opinion in PCT/US2013/048275, mailed Oct. 14, 2013, 17 pages.
Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2013/048275, mailed Jan. 8, 2015, 14 pages.
Authorized officer Hye Lyun Park, International Search Report and Written Opinion in PCT/US2013/050914, mailed Oct. 18, 2013, 11 pages.
Authorized officer Sang Won Choi, International Search Report and Written Opinion in PCT/US2013/024470, mailed May 27, 2013, 12 pages.
Authorized officer Simin Baharlou, International Preliminary Report on Patentability in PCT/US2013/024470, mailed Aug. 14, 2014, 9 pages.
Authorized officer June Young Son, International Search Report and Written Opinion in PCT/US2014/016298, mailed May 23, 2014, 15 pages.
Authorized officer Tae Hoon Kim, International Search Report and Written Opinion in PCT/US2014/027523, mailed Jul. 30, 2014, 14 pages.
Authorized officer June Young Son, International Search Report and Written Opinion in PCT/US2014/024191, mailed Aug. 7, 2014, 11 pages.
Authorized officer June Young Son, International Search Report and Written Opinion in PCT/US2014/046030, mailed Oct. 21, 2014, 12 pages.
European Search Report in Application No. 10 81 5813.0, mailed Mar. 12, 2013, 9 pages.
Search Report and Action in TW Application No. 098132132, issued Dec. 6, 2012, 8 pages.
Search Report and Action in TW Application No. 098141930, issued Jul. 10, 2014, 7 pages.
Chinese First Office Action for Application No. 200880120050.6, Aug. 2, 2011, 10 pages.
Chinese First Office Action for Application No. 200980114639.X, May 14, 2012, 13 pages.
Ando et al., “10-W/mm AlGaN-GaN HFET with a Field Modulating Plate,” IEEE Electron Device Letters, 2003, 24(5):289-291.
Arulkumaran et al., “Enhancement of Breakdown Voltage by AIN Buffer Layer Thickness in AlGaN/GaN High-electron-mobility Transistors on 4 in. Diameter Silicon,” Applied Physics Letters, 2005, 86:123503-1-3.
Arulkumaran et al. “Surface Passivation Effects on AlGaN/GaN High-Electron-Mobility Transistors with SiO2, Si3 N4, and Silicon Oxynitride,” Applied Physics Letters, 2004, 84(4):613-615.
Barnett and Shinn, “Plastic and Elastic Properties of Compositionally Modulated Thin Films,” Annu. Rev. Mater. Sci., 1994, 24:481-511.
Chen et al., “High-performance AlGaN/GaN Lateral Field-effect Rectifiers Compatible with High Electron Mobility Transistors,” Applied Physics Letters, 2008, 92, 253501-1-3.
Cheng et al., “Flat GaN Epitaxial Layers Grown on Si(111) by Metalorganic Vapor Phase Epitaxy Using Step-graded AlGaN Intermediate Layers,” Journal of Electronic Materials, 2006, 35(4):592-598.
Coffie, “Characterizing and Suppressing DC-to-RF Dispersion in AlGaN/GaN High Electron Mobility Transistors,” 2003, PhD Thesis, University of California, Santa Barbara, 169 pages.
Coffie et al., “Unpassivated p-GaN/AlGaN/GaN HEMTs with 7.1 W/mm at 10 GhZ,” Electronic Letters, 2003, 39(19):1419-1420.
Chu et al., “1200-V Normally Off GaN-on-Si Field-effect Transistors with Low Dynamic On-Resistance,” IEEE Electron Device Letters, 2011, 32(5):632-634.
Dora et al., “High Breakdown Voltage Achieved on AlGaN/GaN HEMTs with Integrated Slant Field Plates,” IEEE Electron Device Letters, 2006, 27(9):713-715.
Dora et al., “ZrO2 Gate Dielectrics Produced by Ultraviolet Ozone Oxidation for GaN and AlGaN/GaN Transistors,” J. Vac. Sci. Technol. B, 2006, 24(2)575-581.
Dora, “Understanding Material and Process Limits for High Breakdown Voltage AlGaN/GaN HEMTs,” PhD Thesis, University of California, Santa Barbara, Mar. 2006, 157 pages.
Fanciulli et al., “Structural and Electrical Properties of HfO2 Films Grown by Atomic Layer Deposition on Si, Ge, GaAs and GaN,” Mat. Res. Soc. Symp. Proc., 2004, vol. 786, 6 pages.
Green et al., “The Effect of Surface Passivation on the Microwave Characteristics of Undoped AlGaN/GaN HEMT's,” IEEE Electron Device Letters, 2000, 21(6):268 270.
Gu et al., “AlGaN/GaN MOS Transistors using Crystalline ZrO2 as Gate Dielectric,” Proceedings of SPIE, 2007, vol. 6473, 64730S-1-8.
Higashiwaki et al. “AlGaN/GaN Heterostructure Field-Effect Transistors on 4H-SiC Substrates with Current-Gain Cutoff Frequency of 190 GHz,” Applied Physics Express, 2008, 021103-1-3.
Hwang et al., “Effects of a Molecular Beam Epitaxy Grown AIN Passivation Layer on AlGaN/GaN Heterojunction Field Effect Transistors,” Solid-State Electronics, 2004, 48:363-366.
Im et al., “Normally Off GaN MOSFET Based on AlGaN/GaN Heterostructure with Extremely High 2DEG Density Grown on Silicon Substrate,” IEEE Electron Device Letters, 2010, 31(3):192-194.
Karmalkar and Mishra, “Enhancement of Breakdown Voltage in AlGaN/GaN High Electron Mobility Transistors Using a Field Plate,” IEEE Transactions on Electron Devices, 2001, 48(8):1515-1521.
Karmalkar and Mishra, “Very High Voltage AlGaN/GaN High Electron Mobility Transistors Using a Field Plate Deposited on a Stepped Insulator,” Solid-State Electronics, 2001, 45:1645-1652.
Keller et al., “GaN-GaN Junctions with Ultrathin AIN Interlayers: Expanding Heterojunction Design,” Applied Physics Letters, 2002, 80(23):4387-4389.
Khan et al., “AlGaN/GaN Metal Oxide Semiconductor Heterostructure Field Effect, Transistor,” IEEE Electron Device Letters, 2000, 21(2):63-65.
Kim, “Process Development and Device Characteristics of AlGaN/GaN HEMTs for High Frequency Applications,” PhD Thesis, University of Illinois at Urbana-Champaign, 2007, 120 pages.
Kumar et al., “High Transconductance Enhancement-mode AlGaN/GaN HEMTs on SiC Substrate,” Electronics Letters, 2003, 39(24):1758-1760.
Kuraguchi et al., “Normally-off GaN-MISFET with Well-controlled Threshold Voltage,” Phys. Stats. Sol., 2007, 204(6):2010-2013.
Lanford et al., “Recessed-gate Enhancement-mode GaN HEMT with High Threshold Voltage,” Electronic Letters, 2005, 41(7):449-450.
Lee et al., “Self-aligned Process for Emitter- and Base-regrowth GaN HBTs and BJTs,” Solid-State Electronics, 2001, 45:243-247.
Marchand et al., “Metalorganic Chemical Vapor Deposition on GaN on Si(111): Stress Control and Application to Filed-effect Transistors,” Journal of Applied Physics, 2001, 89(12):7846-7851.
Mishra et al., “AlGaN/GaN HEMTs—An Overview of Device Operation and Applications,” Proceedings of the IEEE, 2002, 90(6):1022-1031.
Nanjo et al., “Remarkable Breakdown Voltage Enhancement in A1GaN Channel High Electron Mobility Transistors,” Applied Physics Letters 92 (2008), 3 pages.
Napierala et al., “Selective GaN Epitaxy on Si(111) Substrates Using Porous Aluminum Oxide Buffer Layers,” Journal of the Electrochemical Society, 2006. 153(2):G125-G127, 4 pages.
Ota and Nozawa, “AlGaN/GaN Recessed MIS-gate HFET with High-threshold-voltage Normally-off Operation for Power Electronics Applications,” IEEE Electron Device Letters, 2008, 29(7):668-670.
Palacios et al., “AlGaN/GaN HEMTs with an InGaN-based Back-barrier,” Device Research Conference Digest, 2005, DRC '05 63rd, pp. 181-182.
Palacios et al., “AlGaN/GaN High Electron Mobility Transistors with InGaN Back-Barriers,” IEEE Electron Device Letters, 2006, 27(1):13-15.
Palacios et al., “Nitride-based High Electron Mobility Transistors with a GaN Spacer,” Applied Physics Letters, 2006, 89:073508-1-3.
Pei et al., “Effect of Dielectric Thickness on Power Performance of AlGaN/GaN HEMTs,” IEEE Electron Device Letters, 2009, 30(4):313-315.
“Planar, Low Switching Loss, Gallium Nitride Devices for Power Conversion Applications,” SBIR N121-090 (Navy), 2012, 3 pages.
Rajan et al., “Advanced Transistor Structures Based on N-face GaN,” 32M International Symposium on Compound Semiconductors (ISCS), Sep. 18-22, 2005, Europa-Park Rust, Germany, 2 pages.
Reiher et al., “Efficient Stress Relief in GaN Heteroepitaxy on Si(111) Using Low-temperature AIN Interlayers,” Journal of Crystal Growth, 2003, 248:563-567.
Saito et al., “Recessed-gate Structure Approach Toward Normally Off High-voltage AlGaN/GaN HEMT for Power Electronics Applications,” IEEE Transactions on Electron Device, 2006, 53(2):356-362.
Shelton et al., “Selective Area Growth and Characterization of AlGaN/GaN Heterojunction Bipolar Transistors by Metalorganic Chemical Vapor Deposition,” IEEE Transactions on Electron Devices, 2001, 48(3):490-494.
Shen, “Advanced Polarization-based Design of AlGaN/GaN HEMTs,” Jun. 2004, PhD Thesis, University of California, Santa Barbara, 192 pages.
Sugiura et al., “Enhancement-mode n-channel GaN MOSFETs Fabricated on p-GaN Using HfO2 as Gate Oxide,” Electronics Letters, 2007, vol. 43, No. 17, 2 pages.
Suh et al. “High-Breakdown Enhancement-mode AlGaN/GaN HEMTs with Integrated Slant Field-Plate,” Electron Devices Meeting, 2006, IEDM '06 International, 3 pages.
Tipirneni et al. “Silicon Dioxide-encapsulated High-Voltage AlGaN/GaN HFETs for Power-Switching Applications,” IEEE Electron Device Letters, 2007, 28(9):784-786.
Vetury et al., “Direct Measurement of Gate Depletion in High Breakdown (405V) Al/GaN/GaN Heterostructure Field Effect Transistors,” IEDM 98, 1998, pp. 55-58.
Wang et al., “Comparison of the Effect of Gate Dielectric Layer on 2DEG Carrier Concentration in Strained Al/GaN/GaN Heterostructure,” Mater. Res. Soc. Symp. Proc., 2007, vol. 831, 6 pages.
Wang et al., “Enhancement-mode Si3N4/AlGaN/GaN MISHFETs,” IEEE Electron Device Letters, 2006, 27(10):793-795.
Wu, “AlGaN/GaN Microwave Power High-Mobility Transistors,” PhD Thesis, University of California, Santa Barbara, Jul. 1997, 134 pages.
Wu et al., “A 97.8% Efficient GaN HEMT Boost Converter with 300-W Output Power at 1MHz,”Electronic Device Letters, 2008, IEEE, 29(8):824-826.
Yoshida, “AlGan/GaN Power FET,” Furukawa Review, 2002, 21:7-11.
Zhang, “High Voltage GaN HEMTs with Low On-resistance for Switching Applications,” PhD Thesis, University of California, Santa Barbara, Sep. 2002, 166 pages.
Zhanghong Content, Shanghai Institute of Metallurgy, Chinese Academy of Sciences, “Two-Dimensional Electron Gas and High Electron Mobility Transistor (HEMT),” Dec. 31, 1984, 17 pages.
Related Publications (1)
Number Date Country
20130264578 A1 Oct 2013 US
Provisional Applications (1)
Number Date Country
61621956 Apr 2012 US