K. Oyama, et al., “A Novel Erasing Technology For 3.3V Flash Memory with 64Mb Capacity and Beyond,” International Electron Device Meeting, 1992, pp. 607-610. |
Hitoshi Shiga, et al., “A Sampling Weak-Program Method to Tighten Vth-Distribution of 0.5V for Low-Voltage Flash Memories,” Symposium on VLSI Circuits Digest of Technical Papers, 1999, pp. 33-36. |
Seiji Yamada, et al., “A Self-Convergence Erasing Scheme for a Simple Stacked Gate Flash EEPROM,” IEDM Digest of Technical Papers, 1991, pp. 307-310. |