Modern integrated circuits are constructed with up to several million active devices, such as transistors and capacitors, formed in and on a semiconductor substrate. Interconnections between the active devices are created by providing a plurality of conductive interconnection layers, such as polycrystalline silicon and metal, which are etched to form conductors for carrying signals. The conductive layers and interlayer dielectrics are deposited on the silicon substrate wafer in succession, with each layer being, for example, on the order of 1 micron in thickness.
A gate structure is an element of a transistor.
The continuous scaling of VLSI technologies has demanded a gate dielectric that is scaled down in thickness while maintaining the required leakage performance. Silicon dioxide met these requirements down to a thickness of about 25 Angstroms. Below this thickness it first becomes marginal for leakage; then the thickness control itself and finally the problem of boron penetration from the polysilicon on the gate oxide into the substrate becomes a very critical issue as the technologies moves to P+ poly gate for PMOSFETs for better performance. Nitrided SiO2, in which nitrogen is incorporated (2 to 3%) by annealing the gate oxide in N2O or NO, has been proposed. This dielectric is robust for boron penetration, due to the fact that nitrided SiO2 is better for leakage because of the slightly higher dielectric constant. This dielectric can be scaled down to about 22 to 24 Angstroms (physical thickness), below which it fails due to leakage and boron penetration. Since NO annealing also increases the oxide thickness, there is a limit to the amount of nitrogen that can be incorporated for a required thickness. For technology that uses a CD (critical dimension, which corresponds to the width of the gate) of 70 nm and smaller, the gate dielectric thickness should be in the range 14 to 16 Angstroms EOT (equivalent oxide thickness) which cannot be met by nitrided SiO2. A new material is needed to meet all the requirements.
Current technology uses nitrided SiO2 which is formed by first growing SiO2 by dry or wet oxidation and the oxide is typically annealed in NO, at about 850° C. to 900° C. for at least 15 minutes, to incorporate sufficient nitrogen. It is very difficult to scale the thickness below about 18 Angstroms, since the oxidation is too fast and annealing in NO grows significant amounts of oxide. The dielectric is also physically too thin for an EOT of 15 to 16 Angstroms. At this thickness, there is too much tunneling current through the dielectric, resulting in high leakage. The thin dielectric also gives rise to unacceptable boron penetration. Incorporating more nitrogen calls for an increased anneal which would increase the oxide thickness beyond the required limit.
In a first aspect, the present invention is a method of making a semiconductor structure, comprising forming an oxide layer on a substrate; forming a silicon nitride layer on the oxide layer; annealing the layers in NO; and annealing the layers in ammonia. The equivalent oxide thickness of the oxide layer and the silicon nitride layer together is at most 25 Angstroms.
In a second aspect the present invention is a method of forming a gate dielectric, comprising forming an oxide layer on a substrate; forming a silicon nitride layer on the oxide layer; and annealing the layers in NO and ammonia. The oxide layer has a thickness of 6-10 Angstroms, and the silicon nitride layer has a thickness of 10-30 Angstroms.
In a third aspect, the present invention is a semiconductor structure, comprising a substrate, an oxide layer on the substrate, and a silicon nitride layer on the oxide layer. The oxide layer has a thickness of 6-10 Angstroms, and the silicon nitride layer has a thickness of 10-30 Angstroms.
In a fourth aspect, the present invention is semiconductor structure, comprising a substrate, an oxide layer on the substrate, and a silicon nitride layer on the oxide layer. The oxide layer together with the silicon nitride layer have an equivalent oxide thickness of 12-25 Angstroms.
The present invention makes use of the discovery that a bilayer gate dielectric, with the lower layer being silicon oxide, and the upper being silicon nitride, can be made which has an EOT of preferably 12-25 Angstroms, including 13-15 Angstroms, 14 Angstroms, and 20-25 Angstroms.
The two-part gate dielectric is shown in
The oxide layer may be formed in a variety of ways, after removing any native oxide from the substrate using hydrofluoric acid. One method is to use an RCA clean; another method is to rinse the substrate with deionized water containing ozone (O3), to form an oxide layer having a thickness of about 8 Angstroms; this may be done as the rinse following the removal of the native oxide. In another method, low pressure (100-200 mTorr) oxygen, optionally diluted with nitrogen or another inert gas, is used to thermally grow the oxide layer. In still another method, the oxide layer may be formed by steam oxidation.
Once the oxide is formed, the silicon nitride layer may be formed. This may be done by forming nitrogen rich silicon nitride by LPCVD, using dichlorosilane and ammonia, preferably in a ratio of 1:1000 to 1:3, more preferably 1:100 to 1:33, most preferably 1:33. Alternatively, the silicon nitride layer may be formed from dichlorosilane and ammonia by Atomic Layer Deposition. Once formed, the layer may be annealed in NO at 800-900° C. for 15-30 minutes; and annealed in ammonia by rapid thermal annealing (RTA) for 30 seconds to 1 minute, or in a furnace for 5-10 minutes. Optionally, nitrogen may be used to dilute the NO and ammonia in either annealing process.
The remainder of the semiconductor structure may be formed as follows.
Referring to
Referring to
In the case of a split gate, those regions of the gate that are P+ doped (such as with B or BF2+) are over N− doped channel regions of the substrate, forming a PMOS device; those regions of the gate that are N+ doped (such as with As+ or phosphorus+) are over P− doped channel regions of the substrate, forming an NMOS device. The P+ and N+ doping regions of the gate are separated by a region which is on an isolation region of the substrate. The doping of the regions of the gate is preferably carried out after forming the gate, by masking and doping each region separately, or by an overall doping of the gate with one dopant type, and then masking and doping only one region with the other dopant type (counter doping).
Referring to
Referring still to
Referring to
Preferably, the etch-stop layer is formed rapidly at a relatively low temperature. For example, if the gate layer contains both P+ and N+ doping regions, diffusion of the dopants may occur if the wafer is maintained at sufficiently high temperatures for a prolonged period of time. Thus, it is desirable that any high temperature processing is performed only for relatively short periods of time. Likewise, it is desirable that any lengthy processing is carried out at relatively low temperatures. Preferably, the etch-stop layer is formed at a temperature of at most 750° C., if the atmosphere is substantially devoid of oxygen, or in a reducing environment (hydrogen rich). Under typical conditions, a temperature of at most 600° C. is preferred, at most 450° C. is more preferred. A temperature of at least 350° C. is preferred, such as 400° C. The depositing of the etch-stop layer is preferably carried out at a temperature and for a time that does not result in substantial diffusion between the P+ region and the N+ region in a split gate.
Referring to
The etch-stop etching may be carried out by exposure to a plasma formed from a mixture of gasses. Preferably, the gasses and plasma comprise carbon, fluorine and hydrogen. Preferably, the atomic ratio of fluorine:hydrogen is 43:1 to 13:3, more preferably 35:1 to 5:1, most preferably 27:1 to 7:1. Preferably, the mixture of gasses includes CF4 and CHF3; preferably the ratio by volume of CF4:CHF3 is 10:1 to 1:3, more preferably 8:1 to 1:2, most preferably 6:1 to 1:1. The gas mixture and plasma may also include other gasses, such as He, Ne or Ar. The pressure during etching is greater than 4 mTorr, preferably at least 10 mTorr, such as 10-80 mTorr, more preferably at least 15 mTorr, such as 15-45 mTorr, most preferably 25-35 mTorr.
The patterned etch-stop layer may be used as a hard mask for the etching of the metallic layer 125 (
The patterned photoresist 210 (
Further processing of the gate structure may include forming sidewall oxide regions 170 on gate layer 110 and forming spacers 160 (preferably containing nitride) on the sides of the stack. Furthermore, a dielectric layer 180 maybe formed on the etch-stop layer, and contacts or via 190 formed through the dielectric to the substrate, as illustrated in
Other processing may be used to complete formation of semiconductor devices from the semiconductor structure. For example, source/drain regions 12, 14 may be formed in the substrate, additional dielectric layers may be formed on the substrate, and contacts and metallization layers may be formed on these structures. These additional elements may be formed before, during, or after formation of the gate stack.
The related processing steps, including the etching of the gate stack layers and other steps such as polishing, cleaning, and deposition steps, for use in the present invention are well known to those of ordinary skill in the art, and are also described in Encyclopedia of Chemical Technology, Kirk-Othmer, Volume 14, pp. 677-709 (1995); Semiconductor Device Fundamentals, Robert F. Pierret, Addison-Wesley, 1996; Wolf, Silicon Processing for the VLSI Era, Lattice Press, 1986, 1990, 1995 (vols 1-3, respectively), and Microchip Fabrication 4rd. edition, Peter Van Zant, McGraw-Hill, 2000.
The semiconductor structures of the present invention may be incorporated into a semiconductor device such as an integrated circuit, for example a memory cell such as an SRAM, a DRAM, an EPROM, an EEPROM etc.; a programmable logic device; a data communications device; a clock generation device; etc. Furthermore, any of these semiconductor devices may be incorporated in an electronic device, for example a computer, an airplane or an automobile.
Using the two-part gate dielectric of the invention shows a Vt (threshold voltage) for a PMOS FET slightly higher than that of SiON (−0.54 vs. −0.46), indicating no boron penetration.
This application is a continuation application of U.S. application Ser. No. 10/950,332, filed 24 Sep. 2004, now U.S. Pat. No. 7,371,637 which claims the benefit of U.S. Provisional Application No. 60/506,713 filed 26 Sep. 2003.
Number | Name | Date | Kind |
---|---|---|---|
5045488 | Yeh | Sep 1991 | A |
5385866 | Bartush | Jan 1995 | A |
5387540 | Poon et al. | Feb 1995 | A |
5393685 | Yoo et al. | Feb 1995 | A |
5633523 | Kato | May 1997 | A |
5670431 | Huanga et al. | Sep 1997 | A |
5721090 | Okamoto et al. | Feb 1998 | A |
5756392 | Lu et al. | May 1998 | A |
5798296 | Fazan et al. | Aug 1998 | A |
5817579 | Ko et al. | Oct 1998 | A |
5837585 | Wu et al. | Nov 1998 | A |
5877074 | Jeng et al. | Mar 1999 | A |
5937289 | Bronner et al. | Aug 1999 | A |
5939763 | Hao et al. | Aug 1999 | A |
6002615 | Sawada | Dec 1999 | A |
6087063 | Hada et al. | Jul 2000 | A |
6107135 | Kleinhenzs et al. | Aug 2000 | A |
6115321 | Koelling et al. | Sep 2000 | A |
6117795 | Pasch | Sep 2000 | A |
6121124 | Liu | Sep 2000 | A |
6127227 | Lin et al. | Oct 2000 | A |
6133093 | Prinz et al. | Oct 2000 | A |
6137780 | Darcie et al. | Oct 2000 | A |
6165884 | Lee et al. | Dec 2000 | A |
6177334 | Chen et al. | Jan 2001 | B1 |
6180453 | Sung et al. | Jan 2001 | B1 |
6188136 | Asamura | Feb 2001 | B1 |
6194128 | Tao et al. | Feb 2001 | B1 |
6207506 | Yi et al. | Mar 2001 | B1 |
6207542 | Ibok | Mar 2001 | B1 |
6232163 | Voldman et al. | May 2001 | B1 |
6245652 | Gardner et al. | Jun 2001 | B1 |
6248628 | Halliyal et al. | Jun 2001 | B1 |
6258677 | Ang et al. | Jul 2001 | B1 |
6274467 | Gambino et al. | Aug 2001 | B1 |
6277200 | Xia et al. | Aug 2001 | B2 |
6278129 | Sugasawara et al. | Aug 2001 | B1 |
6284633 | Nagabushnam et al. | Sep 2001 | B1 |
6287913 | Agnello et al. | Sep 2001 | B1 |
6303482 | Wu et al. | Oct 2001 | B1 |
6303483 | Kunikiyo | Oct 2001 | B1 |
6306743 | Lee | Oct 2001 | B1 |
6342452 | Coronel et al. | Jan 2002 | B1 |
6372672 | Kim et al. | Apr 2002 | B1 |
6380008 | Kwok et al. | Apr 2002 | B2 |
6410428 | Chiang et al. | Jun 2002 | B1 |
6420250 | Cho et al. | Jul 2002 | B1 |
6429135 | Chern et al. | Aug 2002 | B1 |
6429496 | Li et al. | Aug 2002 | B1 |
6448140 | Liaw | Sep 2002 | B1 |
6451647 | Yang et al. | Sep 2002 | B1 |
6465370 | Schrems et al. | Oct 2002 | B1 |
6465837 | Wu et al. | Oct 2002 | B1 |
6479405 | Lee et al. | Nov 2002 | B2 |
6486020 | Thakur et al. | Nov 2002 | B1 |
6506647 | Kuroda et al. | Jan 2003 | B2 |
6528431 | Tanabe et al. | Mar 2003 | B2 |
6541830 | Iyer | Apr 2003 | B1 |
6542424 | Endo et al. | Apr 2003 | B2 |
6552401 | Dennison | Apr 2003 | B1 |
6559007 | Weimer | May 2003 | B1 |
6602746 | Tanaka | Aug 2003 | B2 |
6617636 | Tuan et al. | Sep 2003 | B2 |
6624068 | Thakar et al. | Sep 2003 | B2 |
6635185 | Demmin et al. | Oct 2003 | B2 |
6680516 | Blosse et al. | Jan 2004 | B1 |
6686242 | Willer et al. | Feb 2004 | B2 |
6686243 | Jang | Feb 2004 | B2 |
6686617 | Agnello et al. | Feb 2004 | B2 |
6706613 | You et al. | Mar 2004 | B2 |
6713780 | Lam | Mar 2004 | B2 |
6728142 | Merritt et al. | Apr 2004 | B2 |
6740566 | Lyons et al. | May 2004 | B2 |
6767834 | Chung et al. | Jul 2004 | B2 |
6797575 | Kim et al. | Sep 2004 | B2 |
6800543 | Taguwa | Oct 2004 | B2 |
6803321 | Blosse et al. | Oct 2004 | B1 |
6812529 | Trivedi et al. | Nov 2004 | B2 |
6828634 | Oshima | Dec 2004 | B2 |
6833310 | Kim et al. | Dec 2004 | B2 |
6897120 | Trapp | May 2005 | B2 |
6984575 | Yamamoto | Jan 2006 | B2 |
7041584 | Tanaka et al. | May 2006 | B2 |
7060558 | Hofmann et al. | Jun 2006 | B2 |
7192887 | Hasegawa | Mar 2007 | B2 |
7229929 | Chowdhury | Jun 2007 | B2 |
7252773 | Hall | Aug 2007 | B2 |
7351663 | Kabansky et al. | Apr 2008 | B1 |
7371637 | Ramkumar et al. | May 2008 | B2 |
20020058410 | Sung et al. | May 2002 | A1 |
20020142500 | Foglietti et al. | Oct 2002 | A1 |
20030020111 | Bevan | Jan 2003 | A1 |
20030143808 | Jang | Jul 2003 | A1 |
20040029354 | You et al. | Feb 2004 | A1 |
20040214448 | Chan et al. | Oct 2004 | A1 |
20040248393 | Tanaka et al. | Dec 2004 | A1 |
20050287823 | Ramachandran et al. | Dec 2005 | A1 |
Number | Date | Country |
---|---|---|
0327210 | Aug 1989 | EP |
0003425 | Jan 2000 | WO |
Entry |
---|
International Search Report and Written Opinion for International Application No. PCT/US2004/031541 dated Feb. 7, 2005. |
Wu, Y., et al., “Aggressively Scaled P-Channel MOSFETS with Stacked Nitride-Oxide-Nitride, N/O/N, Gate Dielectrics”, Materials Research Society Symposium Proceedings, vol. 567, pp. 101-106, (Apr. 5, 1999). |
Kim, B., et al., “Ultra Thin (<3nm) High Quality Nitride/Oxide Stack Gate Dielectrics Fabricated by In-Situ Rapid Thermal Processing”, IEEE, pp. 463-466. (1997). |
Lin, W.H., et al., “Impacts of Buffer Oxide Layer in Nitride/Oxide Stack Gate Dielectrics on the Device Performance and Dielectric Reliability”, Electrochem. Solid-State Lett., 5, F7, (2002). |
Kirk-Othmer, Encyclopedia of Chemical Technology, vol. 14, pp. 677-709, (1995). |
Aaron Hand, “Industry Begins to Embrace ALD”, Semiconductor International, (May 1, 2003). |
USPTO Notice of Allowance for U.S. Appl. No. 11/169,176 dated Nov. 1, 2007; 6 pages. |
USPTO Final Rejection for U.S. Appl. No. 11/169,176 dated Jul. 10, 2007; 8 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 11/169,176 dated Feb. 5, 2007; 7 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 11/169,176 dated Oct. 2, 2006; 6 pages. |
Peter Van Zant, “Microchip Fabrication: A Practical Guide to Semiconductor Processing,” 2000, 3rd Ed., Chapter 16, pp. 491-527; 39 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 10/313,049 dated May 7, 2004; 4 pages. |
USPTO Final Rejection for U.S. Appl. No. 10/313,049 dated Feb. 24, 2004; 9 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/313,049 dated Apr. 4, 2003; 9 pages. |
Robert F. Pierret, “Semiconductor Device Fundamentals,” Addison-Wesley, 1996, pp. 525-530 and 149-174; 34 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 10/801,432 dated Aug. 10, 2006; 4 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/801,432 dated Oct. 18, 2005; 6 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 10/314,380 dated Jan. 25, 2007; 6 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/314,380 dated Jul. 27, 2006; 9 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/314,380 dated Feb. 22, 2006; 10 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/314,380 dated Sep. 1, 2005; 9 pages. |
USPTO Final Rejection for U.S. Appl. No. 10/314,380 dated Apr. 29, 2005; 10 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/314,380 dated Sep. 27, 2004; 9 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 10/313,267 dated Aug. 26, 2003; 5 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/313,267 dated Apr. 30, 2003; 5 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 10/801,432 dated Oct. 23, 2006; 5 pages. |
Kern et al., “Advances in Deposition Processes for Passivation Films,” Journal of Vacuum Science & Technology B, Sep./Oct. 1977, vol. 14, No. 5, pp. 1082-1099; 18 pages. |
“Material Safety Data Sheet,” EKC Technology, Product Name: EKC265, I.E. du Pont de Nemours and Company, Nov. 2004, pp. 1-10; 10 pages. |
Wolf et al., “Silicon Processing for the VLSI Era,” vol. 1: Process Technology, 1999, pp. 550-556; 7 pages. |
USPTO Advisory Action for U.S. Appl. No. 10/313,283 dated Jan. 6, 2006; 3 pages. |
Kim et al., “Sidewall Oxidation Behavior of Dichlorosilane-Based W-Polycide Gate,” Journal of Vacuum Science & Technology B, vol. 19, No. 2, (2001), pp. 361-365; 5 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 10/186,453 dated Jul. 28, 2009; 4 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/186,453 dated Feb. 9, 2009; 10 pages. |
USPTO Advisory Action for U.S. Appl. No. 10/186,453 dated Oct. 8, 2008; 3 pages. |
USPTO Final Rejection for U.S. Appl. No. 10/186,453 dated May 20, 2008; 15 pages. |
USPTO Miscellaneous Action for U.S. Appl. No. 10/186,453 dated Jan. 15, 2008; 2 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/186,453 dated Aug. 8, 2007; 11 pages. |
USPTO Advisory Action for U.S. Appl. No. 10/186,453 dated Mar. 28, 2007; 3 pages. |
USPTO Final Rejection for U.S. Appl. No. 10/186,453 dated Feb. 8, 2007; 11 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/186,453 dated Aug. 18, 2006; 7 pages. |
USPTO Miscellaneous Action for U.S. Appl. No. 10/186,453 dated May 2, 2006; 2 pages. |
USPTO Advisory Action for U.S. Appl. No. 10/186,453 dated Dec. 1, 2005; 3 pages. |
USPTO Final Rejection for U.S. Appl. No. 10/186,453 dated Aug. 8, 2005; 8 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/186,453 dated Jan. 11, 2005; 7 pages. |
USPTO Advisory Action for U.S. Appl. No. 10/186,453 dated Oct. 26, 2004; 3 pages. |
USPTO Final Rejection for U.S. Appl. No. 10/186,453 dated Apr. 28, 2004; 8 pages. |
USPTO Requirement Restriction for U.S. Appl. No. 10/186,453 dated Jan. 20, 2004; 4 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/186,453 dated Jun. 6, 2003; 10 pages. |
USPTO Miscellaneous Action for U.S. Appl. No. 10/314,380 dated Jan. 8, 2004; 1 page. |
USPTO Ex Parte Quayle Action for U.S. Appl. No. 10/801,432 dated Mar. 22, 2006; 5 pages. |
USPTO Requirement for Restriction/Election for U.S. Appl. No. 10/313,048 dated Mar. 3, 2005; 4 pages. |
USPTO Miscellaneous Action for U.S. Appl. No. 10/185,646 dated Jul. 16, 2007; 1 page. |
USPTO Notice of Allowance for U.S. Appl. No. 10/185,646 dated Apr. 9, 2007; 5 pages. |
USPTO Final Rejection for U.S. Appl. No. 10/185,646 dated Jan. 23, 2007; 7 pages. |
USPTO Requirement for Restriction/Election for U.S. Appl. No. 10/185,646 dated Dec. 18, 2006; 5 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Jul. 13, 2006; 5 pages. |
USPTO Ex Parte Quayle Action for U.S. Appl. No. 10/185,646 dated Feb. 24, 2006; 4 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Aug. 24, 2005; 6 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Mar. 9, 2005; 11 pages. |
USPTO Miscellaneous Action for U.S. Appl. No. 10/185,646 dated Dec. 14, 2004; 2 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Aug. 24, 2004; 11 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Mar. 25, 2004; 10 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/185,646 dated Sep. 25, 2003; 8 pages. |
USPTO Requirement for Restriction/Election for U.S. Appl. No. 10/185,646 dated Jun. 11, 2003; 4 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/313,048 dated Jun. 23, 2005; 8 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/313,048 dated Oct. 31, 2005; 8 pages. |
USPTO Final Rejection for U.S. Appl. No. 10/313,048 dated Apr. 19, 2006; 10 pages. |
USPTO Advisory Action for U.S. Appl. No. 10/313,048 dated Jun. 13, 2006; 3 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/313,048 dated Aug. 17, 2006; 8 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 10/313,048 dated Oct. 31, 2006; 6 pages. |
USPTO Requirement for Restriction/Election for U.S. Appl. No. 10/313,049 dated Oct. 22, 2003; 4 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/313,283 dated Feb. 15, 2006; 9 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/313,283 dated Apr. 12, 2005; 11 pages. |
USPTO Final Rejection for U.S. Appl. No. 10/313,283 dated Jul. 27, 2006; 9 pages. |
USPTO Advisory Action for U.S. Appl. No. 10/313,283 dated Oct. 27, 2006; 3 pages. |
USPTO Final Rejection for U.S. Appl. No. 10/313,283 dated Sep. 21, 2005; 8 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 10/313,283 dated Mar. 12, 2008; 7 pages. |
USPTO Advisory Action for U.S. Appl. No. 10/313,283 dated Nov. 9, 2007; 3 pages. |
USPTO Final Rejection for U.S. Appl. No. 10/313,283 dated Jul. 31, 2007; 10 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/313,283 dated Apr. 24, 2007; 8 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/313,283 dated Dec. 5, 2006; 9 pages. |
Application No. 10-2006-7006268 Non-Final Rejection dated Apr. 18, 2011; 13 pages. |
USPTO Notice of Allowance for U.S. Appl. No. 10/950,332 dated Jan. 2, 2008; 6 pages. |
USPTO Advisory Action for U.S. Appl. No. 10/950,332 dated Nov. 19, 2007; 3 pages. |
USPTO Final Rejection for U.S. Appl. No. 10/950,332 dated Aug. 1, 2007; 9 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/950,332 dated May 25, 2007; 7 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/950,332 dated Apr. 17, 2007; 8 pages. |
USPTO Final Rejection for U.S. Appl. No. 10/950,332 dated Jan. 25, 2007; 9 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/950,332 dated Oct. 4, 2006; 8 pages. |
USPTO Non-Final Rejection for U.S. Appl. No. 10/950,332 dated Apr. 28, 2006; 8 pages. |
USPTO Requirement for Restriction for U.S. Appl. No. 10/950,332 dated Mar. 7, 2006; 5 pages. |
B.Y. Kim et al.; Technical Digest of the International Electron Devices Meeting; Washington DC, Dec. 7, 1997; pp. 463-466 (XP 10265542). |
Number | Date | Country | |
---|---|---|---|
20080093680 A1 | Apr 2008 | US |
Number | Date | Country | |
---|---|---|---|
60506713 | Sep 2003 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 10950332 | Sep 2004 | US |
Child | 11961750 | US |