Ishigaki, Y., et al., “Low Parasitic Resistance Technologies with NES-SAC and SWT-CVD Process . . . ”, 1994 IEEE Symposium on VLSI Technology Digest of Technical Papers, Jun. 7-9, 1994, pp. 99-100. |
Kuesters, K., et al., “Self-Aligned Bitline Contact for 4 Mbit DRAM”, Proceedings of the 1987 Symposium on ULSI Science and Technology, pp. 640-649. |
Kaanta, C., et al., “Dual Damascene: A ULSI Wiring Technology”, Jun. 11-12, 1991 VMIC Conference, IEEE. |
IBM Technical Disclosure Bulletin, vol. 36 No. 11 Nov. 1993, “Damascene: Optimized Etch Stop Structure and Method”, p. 649. |
Vollmer, B., et al., “Recent advances in the application of collimated sputtering”, (PCT 206) 2194 Thin Solid Films 247 (1994) Jul. 1, No. 1, Luasanne, CH, pp. 104-111. |