1. Field of the Invention
The present invention generally relates to computer chip manufacture, and more particularly to processing techniques for manufacturing MIM structures on semiconductor substrates.
2. Background Description
Capacitors are comprised of two metal plates separated by an insulator material. These devices are used extensively in circuitry formed in semiconductor substrates. The typical process for formation of capacitors is by deposition of a metal layer, deposition of an insulator layer, deposition of a second metal layer, and finally etching the three layer structure to create capacitors at desired locations. This requires extensive use of lithographic masking, does not flow well with complementary metal oxide semiconductor (CMOS) processing, and may not be practicable in some damascene applications.
It is an object of this invention to provide a low cost and efficient process for manufacturing metal insulator metal capacitor (MIM cap) structures in semiconductor substrates.
According to the invention, a first metal layer is deposited within a cavity in a substrate. The substrate may be silicon, germanium arsenide or some other material, but also may be a silicon dioxide layer, or an alternative insulative layer of a semiconductor device (such as would be the case in damascene processing). Regardless of the nature of the substrate, for purposes of this invention the substrate will be deemed any material used in semiconductor fabrication. After depositing the first metal layer, the top surface is oxidized to form a metal oxide over coat layer. Oxidation can be best achieved by anodizing. Once the metal oxide over coat layer is formed, additional insulative layers may be added such as silicon nitrides and silicon oxides (e.g., silicon dioxide), or a second metal layer can be deposited directly on top of the metal oxide over coat layer. Preferably, the first and second metal layers are the same; however, they could be different to meet the requirements of the component being manufactured. A significant number of variations on these processes can be employed.
The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of the preferred embodiments of the invention with reference to the drawings, in which:
As explained in “Thin Film Technology,” by Berry et al., Van Nostrand Reinhold Co., 1968, anodization is the formation of a metal oxide coating by the electochemical oxidation of a metal anode in an electrolyte. Anodizable metals are often referred to as “valve metals” due to the rectifying characteristics of their anodic oxides. During anodization, the metal anode is oxidized and metal cations formed react directly with oxygen of hydroxyl ions in the electrolyte to form a continuous amorphous film. The electrolytic cell which can be used to anodize a work piece comprises electrolyte, valve metal anode, an inert cathode, and a power source. Wafer scale anodization can be performed using tools conventionally used for wet processing such as those used for electroplating. The anode and cathode can be submerged in the electrolyte with electrical contact being made to both electrodes.
Table 1 lists some representative metals which could be used as the first and second metal layers within the practice of this invention, and the corresponding oxide which would be created by anodizing.
The metal in the first and second metal layers is preferably the same. The metal can be deposited in pure form, as metal alloy combinations (e.g., TiAl), in the form of a nitride (e.g., TaN), or in other forms. The guiding principle is that an anodized material is more likely to adhere well to the “parent” material that was present prior to the anodizing (e.g., Ta2O5 is more likely to adhere well to TaNx or Ta than to another metal such as copper (Cu)). It is also easier to fabricate since fewer layers are needed.
In general, the formula for capacitor value is C=8.85×10−12 (kA/S) where C is the value of the capacitor in Farads, k is the dielectric constant of the insulator between the plates, A is the common area of plates in M2, and S is the spacing between plates in M. The capacitors of this invention can be of almost any size, and may preferably be around 5×5 μm's. The maximum size will depend on planarization capabilities (e.g., CMP). It is possible to use CMP to planarize metals having a plate area of several millimeters squared, therefore, the area of the plates in this invention can be several millimeters squared. The dielectric thickness may typically be around 500 Å. Generally, the dielectric insulative layer should range for 50 Å to 1000 Å.
For exemplary purposes only, the process illustrated in
The invention can be practiced in conjunction with many different device forms. For example,
While the invention has been described in terms of its preferred embodiments, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.
This application is a division of U.S. patent application Ser. No. 09/764,834, filed Jan. 17, 2001 now U.S. Pat. No. 6,613,641.
Number | Name | Date | Kind |
---|---|---|---|
4344223 | Bulger et al. | Aug 1982 | A |
4450048 | Gaulier | May 1984 | A |
5053917 | Miyasaka et al. | Oct 1991 | A |
5068199 | Sandhu | Nov 1991 | A |
5111355 | Anand et al. | May 1992 | A |
5138411 | Sandhu | Aug 1992 | A |
5444006 | Han et al. | Aug 1995 | A |
5508542 | Geiss et al. | Apr 1996 | A |
5516721 | Galli et al. | May 1996 | A |
5625233 | Cabral, Jr. et al. | Apr 1997 | A |
5872696 | Peters et al. | Feb 1999 | A |
5926717 | Michael et al. | Jul 1999 | A |
5960294 | Zahural et al. | Sep 1999 | A |
6015754 | Mase et al. | Jan 2000 | A |
6051885 | Yoshida | Apr 2000 | A |
6096632 | Drynan | Aug 2000 | A |
6117747 | Shao et al. | Sep 2000 | A |
6239462 | Nakao et al. | May 2001 | B1 |
6261895 | Adkisson et al. | Jul 2001 | B1 |
6274435 | Chen | Aug 2001 | B1 |
6294473 | Oliver | Sep 2001 | B1 |
6323078 | Bhowmik et al. | Nov 2001 | B1 |
6329234 | Ma et al. | Dec 2001 | B1 |
6358837 | Miller et al. | Mar 2002 | B1 |
6565730 | Chakravorty et al. | May 2003 | B2 |
20020056864 | Agarwal | May 2002 | A1 |
20020134685 | Chakravorty et al. | Sep 2002 | A1 |
Number | Date | Country |
---|---|---|
53-108790 | Sep 1978 | JP |
3-270163 | Dec 1991 | JP |
4-146663 | May 1992 | JP |
9-181258 | Jul 1997 | JP |
10-256081 | Sep 1998 | JP |
Number | Date | Country | |
---|---|---|---|
20030203586 A1 | Oct 2003 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 09764834 | Jan 2001 | US |
Child | 10422794 | US |