"A New Damascene Structure for Submicrometer Interconnect Wiring," Joshi, IEEE Electron Device Letters, vol. 14, No. 3, Mar. 1993, pp. 129-132. |
"Dual Damascene: A ULSI Wiring Technology," Kaanta et al., Jun. 11-12, 1991, VMIC Conference, IEEE, pp. 144-152. |
"A Buried-Plate Trench Cell for a 64-Mb DRAM," Kenney et al., 1992 Symposium on VLSI Technology Digest of Technical Papers, pp. 14-15. |
"Wafer Processing News--Post-CMP Cleanup Process Developed," Semiconductor International, Mar. 1995, p. 34. |
"Chemical-mechanical polishing of interlayer dielectric: A review," Ali et al., Solid State Technology, Oct. 1994, pp. 63-68. |
"Chemical-Mechanical Polishing for Fabricating Patterned W Metal Features as Chip Interconnects," Kaufman et al., J. Electrochem. Soc., vol. 138, No. 11, Nov. 1991, pp. 3460-3464. |