Andrew B. Kahng et al., “Filling and Slotting: Analysis and Algorithms”, ISPD 98 Monterey CA USA, pp. 95-102. |
Brian E. Stine et al., “The Physical and Electrical Effects of Metal-Fill Patterning Practices for Oxide Chemical-Mechanical Polishing Processes”, 1998 IEEE, pp. 665-679. |
B. Stine et al., “A Closed-Form Analytic Model for ILD Thickness Variation in CMP Processes”, Proc. CMP-MIC, Santa Clara, CA, Feb. 1997. |
Andrew B. Kahng et al., “Filling Algorithms and Analyses for Layout Density Control”, 1999 IEEE, vol. 18, No. 4, Apr., 1999, pp. 445-462. |
Stine et al, “The Physical and Electrical Effects of Metal-Fill Patterning Practices for Oxide Chemical-Mechanical Polishing Processes”, IEEE Transactions on Electron Devices, vol. 45, No. 3, pp. 665-679 (1998). |
Wei Huang, et al., “A Layout Advisor for Timing-Critical Bus Routing1”, 1997 IEEE, pp. 210-214. |
George Y. Liu et al., “Chip-Level CMP Modeling And Smart Dummy For HDP And Conformal CVD Films”, Proceedings of CMP-MIC Feb. 11, 1999, (8 pages). |
PCT International Search Report: PCT/US00/14293 (6 pp.). |