Wada, J. et al., “Low Resistance Dual Damascene Process by New Al Reflow using Nb Liner”, IEEE: 1998 Symposium on VLSI Technology Digest of Technical Papers, pp. 48 and 49, (1998). |
Minakshisundaran Balasubramanian Anand et al., U.S. patent application No. 09/352,789, entitled “Method for Manufacturing Semiconductor Device,” filed Jul. 14, 1999. |
Junichi Wada et al., U.S. patent application No. 09/217,914, entitled “Semiconductor Device and Manufacturing Method Thereof,” filed Dec. 22, 1998 (issued as U.S. Patent No. 6,307,267). |
Jin-ichi Wada et al., U.S. patent application No. 09/124,415, entitled “Semiconductor Device and Method of Manufacturing the Same,” filed Jul. 29, 1998. |
Wada, J. et al., Extended Abstracts (The 46th Spring Meetings), The Japan Society of Applied Physics and Related Societies, No. 2, p. 892, Mar. 30, 1999. |
Wada, J. et al., Extended Abstracts of 5th Workshop of LSI Interconnect, Thin Film and Surface Physics Division, The Japan Society of Applied Physics, p. 61, Jul. 1999. |