This U.S. non-provisional application claims priority under 35 U.S.C. §119 to Korean Patent Application No. 10-2014-0060402, filed on May 20, 2014, the disclosure of which is hereby incorporated by reference in its entirety.
The present disclosure generally relates to the field of electronics and, more particularly, to semiconductor devices.
Various techniques for implementing through silicon vias (TSV) of semiconductor devices have been studied. While performing a process of removing a CMP stop layer, upper ends of the TSV and a contact plug may be exposed to a cleaning solution or an etching gas and galvanic corrosion may occur on the upper ends of the TSV and the contact plug. Further, a by-product of the galvanic corrosion may adhere to the upper ends of the TSV and the contact plug. Galvanic corrosion and by-product of galvanic corrosion may degrade the characteristics of the semiconductor devices.
Embodiments of the present inventive concept provide a semiconductor device capable of reducing or possibly preventing characteristic degradation around a through silicon via (TSV).
Some embodiments of the present inventive concept provide a method of forming a semiconductor device capable of reducing or possibly preventing characteristic degradation around a TSV.
According to some embodiments of the present inventive concept, a semiconductor device includes a substrate having a keep out zone (KOZ). A plurality of interconnections are formed outside the KOZ on the substrate. A TSV formed in the KOZ, and configured to pass through the substrate is disposed. A protection pattern electrically insulated from the TSV, formed in the KOZ, and having a different conductive material from the TSV is disposed. A lower end of the protection pattern is formed at a higher level than a lower end of the TSV.
In some embodiments, the protection pattern may include the same conductive material as the interconnections.
In some embodiments, the protection pattern and the interconnections may include tungsten (W). The TSV may include copper (Cu).
According to some embodiments, the protection pattern may be a relatively more active conductive material than the interconnections and the TSV in a galvanic table.
According to some embodiments, the protection pattern may be formed to surround the TSV.
According to some embodiments, the protection pattern may be formed between the TSV and the interconnections.
In some embodiments, upper ends of the protection pattern and the interconnections may be formed at the same horizontal level. The lower end of the protection pattern may be formed at the same horizontal level as a lower end of at least one of the interconnections.
In some embodiments, the protection pattern may contact the substrate.
According to some embodiments, an upper end of the TSV may protrude more than the protection pattern and the interconnections. A vertical deviation between the upper end of the TSV and the upper ends of the interconnections may be about 20 nm or less.
In some embodiments, the upper ends of the TSV, the protection pattern and the interconnections may be formed at the same horizontal level.
According to some embodiments, a first distance may denote a distance between the protection pattern and the TSV, and a second distance may denote a distance between the closest one of the interconnections and the protection pattern. The first distance may be smaller than the second distance.
In some embodiments, a third distance may denote a distance between the interconnections. The first distance may be greater than the third distance.
In some embodiments, a horizontal width of the protection pattern may be greater than a horizontal width of each interconnection.
According to some embodiments, an upper interconnection layer may be disposed on the TSV, the protection pattern and the interconnections. A lower surface of the upper interconnection layer may directly contact upper surfaces of the interconnections, the protection pattern and the TSV.
According to some embodiments, the upper interconnection layer may include an upper insulating layer, and an upper interconnection formed in the upper insulating layer and connected to the upper end of the TSV. The upper insulating layer may directly contact the upper surfaces of the protection pattern and the interconnections. The upper interconnection may directly contact the upper end of the TSV through the upper insulating layer.
In some embodiments, a semiconductor device includes a plurality of first patterns. The plurality of first patterns formed on a substrate, and having a first conductive material are disposed. A second pattern formed on the substrate, and having a second conductive material different from the first conductive material is disposed. A protection pattern formed between the first pattern and the second pattern on the substrate, configured to be relatively close to the second pattern, and having a third conductive material different from the second conductive material is disposed. One end of each of the first patterns, the second pattern, and the protection pattern is exposed at substantially the same horizontal level. The protection pattern is electrically isolated from the second pattern.
In some embodiments, the third conductive material may be the same as the first conductive material.
According to some embodiments, the third conductive material may be different from the first conductive material and the second conductive material. The third conductive material may be a relatively more active material than the first conductive material and the second conductive material in a galvanic table.
A semiconductor device includes a plurality of interconnections. The plurality of interconnections formed on a substrate, and having a first conductive material are disposed. A TSV formed on the substrate and having a second conductive material different from the first conductive material is disposed. A protection pattern formed between the interconnections and the TSV on the substrate, and having a third conductive material different from the first conductive material and the second conductive material is disposed. The third conductive material is located at a relatively more active location than the interconnections and the TSV in a galvanic table.
Various embodiments will now be described with reference to the accompanying drawings in which some embodiments are shown. The present inventive concept may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete and will convey the scope of the present inventive concept to those skilled in the art.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the present inventive concept. As used herein, the singular forms “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “includes,” and/or “including,” when used in this specification, specify the presence of stated features, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, steps, operations, elements, components, and/or groups thereof.
It will be understood that when an element or layer is referred to as being “on,” “connected to,” or “coupled to” another element or layer, it can be directly on, connected, or coupled to the other element or layer or intervening elements or layers may be present. In contrast, when an element is referred to as being “directly on,” “directly connected to,” or “directly coupled to” another element or layer, there are no intervening elements or layers present. In the following explanation, the same reference numerals refer to the same components throughout the specification. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
Spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper,” and the like, may be used herein for ease of description in describing one element's or feature's relationship to another element(s) or feature(s) as illustrated in the figures. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the term “below” can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein interpreted accordingly.
Example embodiments will be described with reference to cross-sectional views or layouts that are schematic illustrations of idealized embodiments and intermediate structures of example embodiments. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, example embodiments of the present inventive concept should not be construed as limited to the particular shapes illustrated herein but may include deviations in shapes that result, for example, from manufacturing. For example, an etching area illustrated at a right angle may be round or have a predetermined curvature. In the drawings, the sizes and relative sizes of layers and regions may be exaggerated for clarity. Forms of the embodiments may be modified by the manufacturing technology and/or tolerance.
Hereinafter, like reference numerals refer to like elements throughout. Therefore, although like reference numerals or similar reference numerals are not mentioned or described in the drawing, it will be described with reference to the other drawings. Further, although reference numerals are not illustrated, it will be described with reference to the other drawings.
Terms such as “front side” and “back side” may be used in a relative sense herein to facilitate easy understanding of the present inventive concept. Accordingly, “front side” and “back side” may not refer to any specific direction, location, or component, and may be used interchangeably. For example, “front side” may be interpreted as “back side” and vice versa. Also, “front side” may be expressed as “first side,” and “back side” may be expressed as “second side,” and vice versa. However, “front side” and “back side” cannot be used interchangeably in the same embodiment.
The term “near” is intended to mean that one among two or more components is located within relatively close proximity of a certain other component. For example, it should be understood that when a first end is near a first side, the first end may be closer to the first side than a second end, or the first end may be closer to the first side than to a second side.
Referring to
The protection pattern 43, the via insulating layer 52, the TSV 53 may be formed in the KOZ K. The well 22, the active area 25, the source/drain areas 27, the gate dielectric layer 31, the gate electrode 32, the capping pattern 33, the spacer 34, and interconnections 41 may be formed outside the KOZ K.
The TSV 53 may completely pass through the interlayer insulating layer 37 and the substrate 21. The via insulating layer 52 may be formed to cover a side of the TSV 53. A lower end of the protection pattern 43 may be formed at the same horizontal level as that of at least one of the interconnections 41. The protection pattern 43 may have a rectangular shape surrounding the TSV 53. The protection pattern 43 may be formed between the TSV 53 and the interconnections 41. The protection pattern 43 may be spaced apart from the TSV 53. The protection pattern 43 may be electrically insulated from the TSV 53.
Upper ends of the protection pattern 43, the TSV 53, and the interconnections 41 may be exposed. The upper ends of the protection pattern 43, the interconnections 41, and the interlayer insulating layer 37 may be exposed to be substantially coplanar. Upper surfaces of the protection pattern 43, the interconnections 41, and the interlayer insulating layer 37 may be formed at substantially the same horizontal level. An upper end of the TSV 53 may protrude more than the upper ends of the protection pattern 43, the interconnections 41, and the interlayer insulating layer 37. In some embodiments, the upper end of the TSV 53 may protrude from the upper surface of the interlayer insulating layer 37. A vertical distance between the upper end of the TSV 53 and the upper ends of the interconnections 41 and the protection pattern 43 may be about 20 nm or less.
A first distance d1 may be a distance between the protection pattern 43 and the TSV 53, a second distance d2 may be a distance between one of the interconnections 41 that is closest to the protection pattern 43 and the protection pattern 43, and a third distance d3 may be a distance between two of the interconnections 41. The first distance d1 may be smaller than the second distance d2. The first distance d1 may be greater than the third distance d3. The first distance d1 may be greater than the third distance d3 and smaller than the second distance d2. A horizontal width of the protection pattern 43 may be the same as that of the one of the interconnections 41 that is closest to the protection pattern 43. A horizontal width of the TSV 53 may be greater than that of the protection pattern 43.
The protection pattern 43, the TSV 53, and the interconnections 41 may be simultaneously or concurrently exposed to a cleaning solution or an etching gas while performing a semiconductor manufacturing process. The protection pattern 43 may serve to reduce or possibly prevent galvanic corrosion of the interconnections 41. The protection pattern 43 may serve to reduce or possibly prevent adhesion of a by-product generated by the galvanic corrosion to the interconnections 41.
Galvanic corrosion is a phenomenon caused by accelerating an oxidation of one metal when different metals are in contact. The galvanic corrosion may be determined based on the galvanic table shown in
For example, the protection pattern 43 and the interconnections 41 may include substantially the same conductive material, and the TSV 53 may include a relatively more active conductive material than the protection pattern 43 and the interconnections 41 in the galvanic table. For example, the protection pattern 43 and the interconnections 41 may include tungsten (W), and the TSV 53 may include copper (Cu). Tungsten (W) corresponds to a relatively less active metal than copper (Cu) in the galvanic table. The TSV 53 may cause relatively greater galvanic corrosion. A distance between the protection pattern 43 and the TSV 53 may be smaller than a distance between the interconnections 41 and the TSV 53. The interconnections 41 may be protected from galvanic corrosion and by-product adhesion due to the protection pattern 43.
The protection pattern 43 and the interconnections 41 may include the same conductive material, and the TSV 53 may include a relatively less active conductive material than the protection pattern 43 and the interconnections 41 in the galvanic table. The distance between the protection pattern 43 and the TSV 53 may be smaller than a distance between the protection pattern 43 and the interconnections 41. The protection pattern 43 may cause relatively greater galvanic corrosion. The interconnections 41 and the TSV 53 may be protected from galvanic corrosion and by-product adhesion due to the protection pattern 43.
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
For example, the protection pattern 43B may include a relatively more active conductive material than the protection pattern 43 and the TSV 53 in the galvanic table. The protection pattern 43B may cause relatively greater galvanic corrosion. The interconnections 41 and the TSV 53 may be protected from galvanic corrosion and by-product adhesion due to the protection pattern 43B. The protection pattern 43B may be referred to as a sacrificial anode.
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
Referring to
The substrate 21 may be a semiconductor substrate such as a silicon wafer. For example, the substrate 21 may have a single-crystalline silicon wafer having a P-type impurity. The well 22 may be formed by, for example, implanting an N-type impurity or a P-type impurity into a predetermined area of the substrate 21. The isolation layer 23 may be formed using, for example, a shallow trench isolation (STI) technique. For example, the isolation layer 23 may include silicon oxide, silicon nitride, silicon oxynitride, or a combination thereof. The gate electrode 32 may cross the active area 25. The gate dielectric layer 31 may be formed between the gate electrode 32 and the active area 25. The capping pattern 33 may cover the gate electrode 32. The spacer 34 may cover sides of the gate electrode 32 and the capping pattern 33. The source/drain areas 27 may be formed in the active area 25 adjacent the gate electrode 32. The source/drain areas 27 may be disposed outside of the gate electrode 32.
The source/drain areas 27 may include impurities having conductivity different from conductivity of impurities included in the active area 25. For example, the active area 25 may include single-crystalline silicon including a P-type impurity, and the source/drain areas 27 may include a semiconductor layer including an N-type impurity. The active area 25 may include single-crystalline silicon including an N-type impurity, and the source/drain areas 27 may include a semiconductor layer including a P-type impurity.
The gate dielectric layer 31 may include silicon oxide, silicon nitride, silicon oxynitride, high-K dielectrics, or a combination thereof. The gate electrode 32 may include a metal, a metal nitride, a metal silicide, poly-silicon, conductive carbon, or a combination thereof. The capping pattern 33 may include silicon oxide, silicon nitride, silicon oxynitride, or a combination thereof. The spacer 34 may include silicon oxide, silicon nitride, silicon oxynitride, or a combination thereof.
In some embodiments, the interlayer insulating layer 37 may cover an entire surface of the substrate 21. The interlayer insulating layer 37 may be single-layered or multi-layered. The interlayer insulating layer 37 may include silicon oxide, silicon nitride, silicon oxynitride, low-K dielectrics, or a combination thereof.
Referring to
One of the first holes 38 may expose the gate electrode 32 sequentially through the interlayer insulating layer 37 and capping pattern 33. Some of the first holes 38 may expose the source/drain areas 27 through the interlayer insulating layer 37. The second holes 39 may expose the substrate 21 through the interlayer insulating layer 37. Bottoms of the second holes 39 may be formed at substantially the same horizontal level as that of at least one of the first holes 38. In some embodiments, the bottoms of the second holes 39 and a bottom of the at least one of the first hole 38 may be disposed at substantially the same height relative to an upper end of the substrate 21. The upper end of the substrate 21 may refer to an upper surface of the substrate 21.
In some embodiments, the second holes 39 may be formed in the interlayer insulating layer 37. The interlayer insulating layer 37 may be exposed to the bottoms of the second holes 39. The second holes 39 may completely pass through the interlayer insulating layer 37, and may be formed in the substrate 21. Lower ends of the second holes 39 may be formed at a lower level than the upper end of the substrate 21.
Referring to
Each of the interconnections 41 and the protection patterns 43 may include a metal, a metal nitride, a metal silicide, conductive carbon, poly-silicon, or a combination thereof. The interconnections 41 and the protection patterns 43 may include substantially the same material. For example, the interconnections 41 and the protection patterns 43 may include tungsten (W).
In some embodiments, the protection patterns 43 may include a different material from the interconnections 41.
In some embodiments, the interconnections 41 and the protection patterns 43 may be formed in multilayers. For example, each of the interconnections 41 and the protection patterns 43 may include Ti/TiN/W.
In some embodiments, the protection patterns 43 may be formed in the interlayer insulating layer 37. The lower ends of the protection patterns 43 may contact the interlayer insulating layer 37. The protection patterns 43 may completely pass through the interlayer insulating layer 37, and may be formed in the substrate 21. Lower ends of the protection patterns 43 may be formed at a lower level than the upper end of the substrate 21.
Referring to
The etch stop layer 45 may include a different material from the interlayer insulating layer 37. For example, the interlayer insulating layer 37 may include silicon oxide, and the etch stop layer 45 may include silicon nitride having a thickness in a range of about 1 nm to about 20 nm. In some embodiments, the etch stop layer 45 may cover an entire surface of the substrate 21.
Referring to
Referring to
Referring to
In some embodiments, the electrode layer 53L may include a different material from the protection patterns 43.
Referring to
For example, the formation of the TSV 53 may include a process of planarizing the electrode layer 53L and the via insulating layer 52 until the etch stop layer 45 is exposed. Upper surfaces of the TSV 53 and the etch stop layer 45 may be exposed to be coplanar. The TSV 53 may remain in the via hole 49. In some embodiments, a CMP process, an etch-back process, or a combination thereof may be applied to the planarization of the electrode layer 53L and the via insulating layer 52.
Referring to
For example, galvanic corrosion may be caused between the protection patterns 43 and the TSV 53 while removing the etch stop layer 45. Galvanic corrosion is a phenomenon caused by accelerating an oxidation of one metal when different metals are in contact. The galvanic corrosion may be determined based on the galvanic table shown in
In some embodiments, the protection patterns 43 and the interconnections 41 may include the same conductive material, and the TSV 53 may include a relatively more active conductive material than the protection patterns 43 and the interconnections 41 in the galvanic table. For example, the protection patterns 43 and the interconnections 41 may include tungsten (W), and the TSV 53 may include copper (Cu). Tungsten (W) corresponds to a relatively less active metal than copper (Cu) in the galvanic table. The TSV 53 may cause relatively greater galvanic corrosion. A distance between the protection patterns 43 and the TSV 53 may be smaller than a distance between the interconnections 41 and the TSV 53. The interconnections 41 may be protected from galvanic corrosion and by-product adhesion due to the protection patterns 43.
In some embodiments, the protection patterns 43 and the interconnections 41 may include the same conductive material, and the TSV 53 may include a relatively less active conductive material than the protection patterns 43 and the interconnections 41 in the galvanic table. The protection patterns 43 may cause relatively greater galvanic corrosion. The interconnections 41 may be protected from galvanic corrosion and by-product adhesion due to the protection patterns 43.
Referring to
In some embodiments, a lower surface of the upper interconnection layer 68 may directly contact the upper surfaces of the interlayer insulating layer 37, the interconnections 41, the protection patterns 43, and the TSV 53. The upper insulating layer 67 may entirely cover the interlayer insulating layer 37, the interconnections 41, the protection patterns 43, and the TSV 53. The upper insulating layer 67 may completely cover the protection patterns 43. The upper insulating layer 67 may directly contact the upper surfaces of the protection patterns 43 and the interconnections 41. Upper surfaces of the upper insulating layer 67 and the landing pads 65 and 66 may be exposed to be coplanar. The landing pads 65 and 66 may include a first landing pad 65 and a second landing pad 66. The first landing pad 65 may be connected to the TSV 53 via the upper interconnections 61, 62, and 63 formed in the upper insulating layer 67. The second landing pad 66 may be electrically connected to a selected one of the interconnections 41.
The upper insulating layer 67 may include, for example, silicon oxide, silicon nitride, silicon oxynitride, low-K dielectrics, or a combination thereof. The upper interconnections 61, 62, and 63 may include, for example, a metal, a metal nitride, a metal silicide, conductive carbon, or a combination thereof. The landing pads 65 and 66 may include, for example, a metal, a metal nitride, a metal silicide, conductive carbon, or a combination thereof.
Referring to
For example, the back-side insulating layer 71 may include silicon oxide, silicon nitride, silicon oxynitride, low-K dielectrics, or a combination thereof. Each of the first terminals 73 may include a solder ball, a conductive bump, a conductive tap, a lead grip array (LGA), a pin grip array (PGA), or a combination thereof. The second terminal 75 may include a solder ball, a conductive bump, a conductive tap, a LGA, a PGA, or a combination thereof.
Referring to
The first semiconductor chip 120 may have a configuration similar as the above-described configuration with reference to
Referring to
The power unit 2130 may receive a constant voltage from an external battery (not shown), divide the voltage into required voltage levels, and supply the voltages to the microprocessor 2120, the function unit 2140, the display controller 2150, etc. The microprocessor 2120 may receive the voltage from the power unit 2130, and control the function unit 2140 and the display unit 2160. The function unit 2140 may perform various functions of the electronic system 2100. For example, when the electronic system 2100 is a smart phone, the function unit 2140 may include various components to perform phone functions such as dialing, image output to the display unit 2160 or voice output to a speaker through communication with an external apparatus 2170, etc., and when a camera is mounted, it may serve as a camera image processor.
In an application embodiment, when the electronic system 2100 is connected to a memory card to expand the capacity, the function unit 2140 may be a memory card controller. The function unit 2140 may exchange signals with the external apparatus 2170 through a wired or wireless communication unit 2180. When the electronic system 2100 requires a Universal Serial Bus (USB) to extend the functions, the function unit 2140 may serve as an interface controller. The function unit 2140 may include a mass storage device.
A semiconductor device according to some embodiments of the present inventive concept may be applied to the function unit 2140 or the microprocessor 2120.
In accordance with embodiments of the present inventive concept, interconnections, a protection pattern, and a TSV may be provided. The protection pattern may be formed in a keep out zone (KOZ) K. The protection pattern may serve to reduce or possibly prevent galvanic corrosion of the interconnections. The protection pattern may serve to reduce or possibly prevent by-product adhesion caused by the galvanic corrosion. The protection pattern may serve to reduce or possibly prevent galvanic corrosion of the TSV and the interconnections. The semiconductor device according to some embodiments of the present inventive concept may have excellent electrical characteristics.
The above-disclosed subject matter is to be considered illustrative, and not restrictive, and the appended claims are intended to cover all such modifications, enhancements, and other embodiments, which fall within the true spirit and scope of the inventive concept. Thus, to the maximum extent allowed by law, the scope is to be determined by the broadest permissible interpretation of the following claims and their equivalents, and shall not be restricted or limited by the foregoing detailed description.
Number | Date | Country | Kind |
---|---|---|---|
10-2014-0060402 | May 2014 | KR | national |