Semiconductor element and display device using the same

Information

  • Patent Grant
  • 10050065
  • Patent Number
    10,050,065
  • Date Filed
    Monday, July 11, 2016
    8 years ago
  • Date Issued
    Tuesday, August 14, 2018
    6 years ago
Abstract
A display device including a semiconductor element is provided. The semiconductor element includes: a semiconductor having an active layer; a gate insulating film which is in contact with the semiconductor; a gate electrode opposite to the active layer through the gate insulating film; a first nitride insulating film formed over the active layer; a photosensitive organic resin film formed on the first nitride insulating film; a second nitride insulating film formed on the photosensitive organic resin film; and a wiring provided on the second nitride insulating film, in which a first opening portion is provided in the photosensitive organic resin film, an inner wall surface of the first opening portion is covered with the second nitride insulating film, a second opening portion is provided in a laminate including the gate insulating film, the first nitride insulating film, and the second nitride insulating film inside the first opening portion, and the semiconductor is connected with the wiring through the first opening portion and the second opening portion.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention


The present invention relates to a semiconductor element (typically, a transistor) and a manufacturing method thereof, and more specifically belongs to a technique of a display device using a thin film transistor as a device. That is, the present invention belongs to a technique concerning a display device represented by a liquid crystal display device, an electroluminescence display device, or the like, a technique concerning a sensor represented by a CMOS sensor or the like, and other techniques concerning various semiconductor devices in which a semiconductor integrated circuit is mounted.


2. Description of the Related Art


In recent years, the developments for a liquid crystal display device and an electroluminescence display device in which thin film transistors (TFTs) are integrated on a glass substrate have been progressed. These display devices each are one of semiconductor devices characterized in that thin film transistors are formed on glass substrate using a thin film formation technique and a liquid crystal element or an electroluminescence (hereinafter referred to as just an EL) element is formed on various circuits composed of the thin film transistors, so that a function as a display device is provided.


The circuits composed of the thin film transistors cause unevenness to some extent. Thus, when a liquid crystal element or an EL element is formed on the circuits, a leveling processing using an organic resin film or the like is generally conducted. Each pixel which is provided in a display portion of a display device has a pixel electrode therein. The pixel electrode is connected with the thin film transistor through a contact hole provided in the above-mentioned organic resin film for leveling.


However, the following facts are found by the studies of the present applicant. That is, when a resin film is used as an interlayer insulating film and a contact hole is formed using a dry etching technique, threshold voltages (Vth) of the completed thin film transistors are greatly varied. For example, data shown in FIGS. 4A and 4B are results examined with respect to a variation in threshold voltages of thin film transistors formed on an SOI substrate. In the drawings, a black circular mark indicates the case where a laminate structure of a silicon nitride film (SiN) and an acrylic film is used for the interlayer insulating film. In addition, an outline triangular mark in the drawings indicates the case where a laminate structure of a silicon nitride oxide film (SiNO) and a silicon oxynitride film (SiON) is used for the interlayer insulating film. In any case, the dry etching technique is used for the formation of the contact hole. Note that “SiNO” and “SiON” are separately used according to the meaning in which the former contains the amount of nitrogen larger than oxygen and the latter contains the amount of oxygen larger than nitrogen.


The data shown in FIGS. 4A and 4B are graphs obtained by evaluating a variation in threshold voltages using statistical processing. The ordinate indicates a channel length (carrier moving length) and the abscissa indicates a Vth variation. In recent years, “quartile deviation” has been known as statistical processing. The quartile deviation is a difference between a value of 25% and a value of 75% in a normal probability graph and has been noted as statistical processing which is not influenced by an abnormal value. The present applicant defines, based on the quartile deviation (which is also called 25 percentile deviation), a difference between a value of 16% and a value of 84% as 16 percentile deviation, and plots its value as “a Vth variation” in the abscissa. Note that the 16 percentile deviation corresponds to ±σ in a normal probability distribution. Thus, values, which are assumed as ±3σ by respectively multiplying by factors, are used for data plotting. When an acrylic film is used as an interlayer insulating film, as seen from the data, a variation in an n-channel TFT is about 4 times and a variation in a p-channel TFT is about 2 times those of the case not using the acrylic film. Thus, it is apparent that a variation is large in the case where the acrylic film is used. The present applicant estimates that a charge is captured in the acrylic film by plasma damage in dry etching, thereby providing a cause of varying a threshold voltage.


SUMMARY OF THE INVENTION

The present invention has been made in view of the above-mentioned problems, and has an object to provide a technique for producing a thin film transistor without varying its threshold voltage in manufacturing a display device using an organic resin film as an interlayer insulating film, and achieve the improvement of operating performance stability of the display device and an increase of a design margin in a circuit design. In addition, another object of the present invention is to achieve the improvement of image quality of the display device.


The present invention is characterized to solve the above problems by the following means. That is, it has such a feature that a photosensitive organic resin film (preferably, a photosensitive acrylic film, particularly, a positive type photosensitive acrylic film) is used as an organic resin film, a first opening is formed in the photosensitive organic resin film, a nitride insulating film covering the first opening is formed, a second opening is formed in the nitride insulating film using a photo resist or the like, and an upper electrode and a lower electrode which are located to sandwich the organic resin film are electrically connected with each other. Note that, when the positive type photosensitive acrylic film is used, it is generally colored with light brown. Thus, it is required that decolorization processing (bleaching processing) is conducted, so that it is made transparent with respect to visible light after the first opening is provided. In the decolorization processing, light used for exposure to the entire pattern after development (typically, ultraviolet light) is preferably irradiated.


The present invention will be described using FIGS. 1A and 1B. In FIG. 1A, reference numeral 101 denotes a substrate, 102 denotes a base film, 103 denotes a source region, 104 denotes a drain region, and 105 denotes a channel formation region. The source region, the drain region, and the channel formation region which are provided on the base film 102 are made from a semiconductor film. In addition, reference numeral 106 denotes a gate insulating film, 107 denotes a gate electrode, and 108 denotes a first passivation film. A known thin film transistor structure is described up to here. Various known materials can be used for materials of respective portions.


Next, a first characteristic of the thin film transistor of the present invention is that a photosensitive organic resin film, particularly, a positive type photosensitive acrylic film is used as an interlayer insulating film 109 on the first passivation film 108 that is an inorganic insulating film. A film thickness of the photosensitive organic resin film 109 is desirably selected from a range of 1 μm to 4 μm (preferably, 1.5 μm to 3 μm). A second characteristic is that a first opening portion (indicated by a diameter of ϕ1) 110 is provided in the photosensitive organic resin film 109 and a second passivation film 111 that is an inorganic insulating film is provided so as to cover the top surface of the photosensitive organic resin film 109 and the inner wall surface of the first opening portion 110. Further, a third characteristic is that the second passivation film 111 has a second opening portion (indicated by a diameter of ϕ2) 112 in the bottom of the first opening portion 110 and an opening portion having the same diameter as the second opening portion 112 is formed in the first passivation film 108 and the gate insulating film 106. In other words, it has such a feature that the second opening portion is provided in a laminate including the gate insulating film 106, the first passivation film 108, and the second passivation film 111 inside the first opening portion 110. In addition, a source electrode 113 is connected with the source region 103 through the first opening portion 110 and the second opening portion 112. A drain electrode 114 is similarly connected with the drain region 104.


Note that a silicon nitride film, a silicon nitride oxide film, a silicon oxynitride film, an aluminum nitride film, an aluminum nitric oxide film, or an aluminum oxynitride film can be used for the first passivation film 108 and the second passivation film 111. In addition, a laminate film including these films in at least a portion thereof can be used. It is desirable that the diameter of ϕ1 is set to 2 μm to 10 μm (preferably, 3 μm to 5 μm) and the diameter of ϕ2 is set to 1 μm to 5 μm (preferably, 2 μm to 3 μm). Note that, because a design rule of the diameters of the opening portions is changed according to precision of a photolithography process, it is unnecessary to limit the present invention to these numerical ranges. In other words, in any case, it is preferable that a relationship of ϕ1>ϕ2 is satisfied.


Here, an enlarged view of a portion of a region 115 surrounded by a dotted line is shown in FIG. 1B. In FIG. 1B, a portion of the first opening portion 110 and a portion of the second opening portion 112 are shown. With respect to the first opening portion 110, its inner wall surface is a gradual curved surface and has a continuously changed curvature radius. For example, when three points of curvature radii of R1, R2, and R3 are noted in order, a relationship among the respective curvature radii becomes R1<R2<R3 and these numerical values each are within 3 μm to 30 μm (typically, 10 μm to 15 μm). In addition, an angle (contact angle θ) formed by the photosensitive organic resin film 109 and the first passivation film 108 in the bottom of the first opening portion 110 is set within a range of 30°<θ<65° (typically, 40°<θ<50°).


In this time, in a portion indicated by reference numeral 116 in FIG. 1B, the first passivation film 108 and the second passivation film 111 are in close contact with each other, so that a state in which the photosensitive organic resin film 109 is sealed is obtained. In this time, it is desirable that a length of the close contact region, that is, a length of the region in which the first passivation film 108 and the second passivation film 111 are in contact with each other is 0.3 μm to 3 μm (preferably, 1 μm to 2 μm). Basically, it is desirable that the radius of the first opening portion 110 is larger than that of the second opening portion 112 by 0.3 μm to 3 μm.


There is the case where the photosensitive organic resin film used in the present invention (here, a positive type photosensitive acrylic film) produces a gas component during and after the formation of a thin film transistor. Thus, it is very important to seal with organic insulating films each having a sufficient close contact property (particularly, a silicon nitride film or a silicon nitride oxide film which has a high barrier property is suitable) in view of preventing the deterioration of a liquid crystal element and an EL element which are formed on the thin film transistor.


Next, a method of manufacturing the thin film transistor having the structure shown in FIG. 1A will be described using FIGS. 2A to 2E. First, it will be described using FIG. 2A. The base film 102 is formed on the substrate 101 and an island-like semiconductor film which is processed by etching is formed thereon. Then, the gate insulating film 106 is formed on the entire surface, the gate electrode 107 is formed, and the source region 103 and the drain region 104 are formed in self-alignment using the gate electrode 107 as a mask. At this time, the channel formation region 105 is simultaneously determined. After the formation of the source region 103 and the drain region 104, the source region 103 and the drain region 104 are activated by heat treatment. Further, the first passivation film 108 is formed and then hydrogenation processing is conducted by heat treatment. The manufacturing method until now is preferably conducted using a known technique. Various known materials can be used as materials composing the thin film transistor. Next, a photosensitive organic resin film, here, a positive type photosensitive acrylic film is formed as the interlayer insulating film 109.


Next, it will be described using FIG. 2B. After the formation of the photosensitive organic resin film 109, exposure processing using a photolithography process is conducted, so that the photosensitive organic resin film 109 is etched to form the first opening portion 110. This is a possible technique because the photosensitive organic resin film is used. In addition, because etching itself is wet etching using a developer, an effect in which a problem such as the above plasma damage is not caused is obtained. After etching using a developer, decolorization processing is conducted for the photosensitive organic resin film 109. The decolorization processing is preferably conducted by irradiating more intense light than light used for exposure to the entire pattern. Note that, it is necessary to conduct decolorization processing immediately after the exposure, that is, before baking treatment. This is because, after baking, cross-linking of the photosensitive organic resin film 109 is completed, so that decolorization by light irradiation is impossible.


Also, the first opening portion 110 becomes a cross sectional shape as shown in FIG. 1B and has a very gradually curved inner wall surface. Thus, the coverage of an electrode which is formed later becomes extremely satisfactory. Note that, in a baking process after etching, it is desirable that heating is conducted in an inert atmosphere (nitrogen atmosphere, noble gas atmosphere, or hydrogen atmosphere) in order to prevent absorption or adsorption of moisture and oxygen into a resin. In this time, it is desirable that an inert atmosphere is definitely kept from a temperature rise to a temperature fall to suppress the amount of adsorption (or absorption) of moisture and oxygen to 10 ppm or less (preferably, 1 ppm or less).


Next, it will be described using FIG. 2C. After the formation of the first opening portion 110, the second passivation film 111 is formed so as to cover the top surface of the photosensitive organic resin film 109 and the inner wall surface of the first opening portion 110. The same material as the first passivation film 108 may be used for the second passivation film 111. It is preferable that a sputtering method using a high frequency discharge is used for the formation of the second passivation film 111. With a condition, it is preferable that a silicon target is used and a nitrogen gas is used as a sputtering gas. A pressure is preferably set as appropriate. It is preferable that a pressure is 0.5 Pa to 1.0 Pa, discharge power is 2.5 kW to 3.5 kW, and a film formation temperature is within a room temperature (25° C.) to 250° C. After the formation of the second passivation film 111, a photo resist 201 is formed. The photo resist 201 is a mask for forming the second opening portion 112 in the second passivation film 111.


Next, it will be described using FIG. 2D. After the formation of the photo resist 201, etching processing is conducted to etch the second passivation film 111, the first passivation film 108, and the gate insulating film 106 in order, thereby forming the second opening portion 112. In this time, the etching processing may be dry etching processing or wet etching processing. In order that a preferable shape of the second opening portion 112 is obtained, dry etching processing is preferable. According to the present invention, even when dry etching processing is conducted here; there is no case where the photosensitive organic resin film 109 is directly exposed to plasma. Thus, a problem in which plasma damage is accumulated is not caused. Therefore, according to one of characteristics of the present invention, while the inner wall surface of one opening portion provided in the photosensitive organic resin film are protected by a nitride insulating film such as a silicon nitride film, another opening portion having a smaller diameter is provided in the bottom of the opening portion.


Also, when the second opening portion 112 is formed by dry etching processing, the gate insulating film 106 and the first passivation film 108 are etched. In this etching, productivity can be improved according to a combination of inorganic insulating films. In other words, when a silicon nitride film is used as the first passivation film 108 and a silicon oxynitride film is used as the gate insulating film 106, the gate insulating film 106 can serve as an etching stopper in etching the first passivation film 108 and the source region (silicon film) 103 can serve as an etching stopper in etching the gate insulating film 106.


For example, the case where a silicon oxynitride film is used as the gate insulating film 106 and a silicon nitride film is used as the first passivation film 108 is considered. The silicon nitride film serving as the first passivation film 108 can be etched using a carbon tetrafluoride (CF4) gas, a helium (He) gas, and an oxygen (O2) gas. The silicon film is also etched by these gases. However, because the silicon oxynitride film serving as the gate insulating film 106 of a base film functions as an etching stopper, there is no case where the silicon film serving as the source region 103 is lost. In addition, the gate insulating film (here, a silicon oxynitride film) 106 can be etched by using a trifluoromethane (CHF3) gas and the silicon film is hardly etched. Thus, the source region 103 can serve as an etching stopper.


Next, it will be described using FIG. 2E. After the formation of the second opening portion 112, a metallic film is formed thereon and patterned by etching to form the source electrode 113 and the drain electrode 114. In order to form these electrodes, a titanium film, a titanium nitride film, a tungsten film (including an alloy), an aluminum film (including an alloy), or a laminate film of those is preferably used.


Therefore, the thin film transistor having the structure described using FIGS. 1A and 1B can be obtained. The thus obtained thin film transistor has a photosensitive organic resin film, and the photosensitive organic resin film also serves as a leveling film. In addition, the photosensitive organic resin film is sealed with the nitride insulating film (typically, a silicon nitride film or a silicon nitride oxide film), so that a problem resulting from degassing is not also caused.


Here, a reason why a positive type photosensitive acrylic film is particularly preferable as the photosensitive organic resin film 109 will be described below.


First, a photograph shown in FIG. 3A is a cross sectional SEM (scanning electron microscope) photograph in a state in which a non-photosensitive acrylic film (film thickness: about 1.3 μm) is processed by dry etching to conduct patterning and FIG. 3B is its schematic view. When the non-photosensitive acrylic film is processed by dry etching as in a conventional case, a curved surface is hardly formed in the top portion of pattern, so that the top end portion has substantially no curvature radius (R). In addition, in the bottom portion of pattern, a taper angle (contact angle) becomes about 63°. However, a curved surface is not observed even in the bottom end portion.


Next, a photograph shown in FIG. 5A is a cross sectional SEM photograph in a state in which a positive type photosensitive acrylic film (film thickness: about 2.0 μm) is processed by exposure and development to conduct patterning and FIG. 5B is its schematic view. With respect to a cross sectional shape of the positive type photosensitive acrylic film, it has a very gradually curved surface after etching processing using a developer and a curvature radius (R) is continuously changed. In addition, a small contact angle of about 32° to 33° is obtained. In other words, the film has the shape shown in FIG. 1B itself. Thus, when the thin film transistor and the display device according to the present invention are manufactured, it can be said that such a shape is a very useful shape. Of course, a contact angle value is changed according to an etching condition, a film thickness, and the like. However, 30°<θ<65° is preferably satisfied as described above.


Next, a photograph shown in FIG. 6A is a cross sectional SEM photograph in a state in which a negative type photosensitive acrylic film (film thickness: about 1.4 μm) is processed by exposure and development to conduct patterning and FIG. 6B is its schematic view. With respect to a cross sectional shape of the negative type photosensitive acrylic film, a gradual S-shaped curved surface is formed after etching processing using a developer and the top end portion of pattern is curved at a curvature radius (R). In addition, a contact angle value of about 47° is obtained. In this case, a length of a tail (lower slope) portion indicated by W in FIG. 6B becomes a problem. In particular, with respect to a contact hole (opening portion) for which microfabrication is required, when the tail portion becomes longer, there is a possibility that a state in which a lower layer electrode or a wiring is not exposed in the contact hole is caused, so that a disconnection resulting from a poor contact is concerned. Note that, when the length (W) of the tail portion is 1 μm or less (preferably, a length shorter than the radius of a contact hole), a possibility of such a disconnection becomes lower.


Next, a photograph shown in FIG. 7A is a cross sectional SEM photograph in a state in which a positive type photosensitive polyimide film (film thickness: about 1.5 μm) is processed by exposure and development to conduct patterning and FIG. 7B is its schematic view. With respect to a cross sectional shape of the positive type photosensitive polyimide film, it has a slight tail portion (indicated by the length W) and a curved top end portion after etching processing using a developer. However, its curvature radius (R) is small.


When the above cross sectional shapes are observed, the following can be considered. When a metallic film which becomes an electrode or a wiring is formed after the formation of the contact hole (opening portion), a sputtering method, an evaporation method, a CVD method, or the like is used. It has been known that material molecules composing the thin film transistor move toward a stable cite on a surface when they are deposited on a surface to be formed and are easy to gather into a portion having a shape with an acute angle (shape which becomes a convex portion), such as the top end portion of the contact hole. This tendency is remarkable in particularly an evaporation method. Therefore, when the cross sectional shape of the opening portion is the shape as shown in FIG. 3A, the material molecules gather to the edge of the opening portion, so that only its portion locally becomes thicker and an eaves-shaped convex portion is formed. This becomes a cause of a defect such as a disconnection (step disconnection) later and it is not preferable. Accordingly, it can be said that the non-photosensitive acrylic film shown in FIG. 3A and the positive type photosensitive polyimide film shown in FIG. 7A are disadvantageous materials in view of coverage.


Also, as shown in FIGS. 6A and 7A above, with respect to the shape in which the tail portion is formed in the bottom end portion of the contact hole, the tail portion covers the bottom surface of the contact hole in some cases and there is a possibility that a poor contact is caused. Thus, it can be said that such films are disadvantageous materials in view of contact. Of course, when the length of the tail portion is 1 μm or less (preferably, a length shorter than the radius of the contact hole), there is no problem.


When the present invention is carried out in view of the above points, it can be said that the positive type photosensitive acrylic film with the shape shown in FIG. 5A is most suitable. In other words, when the positive type photosensitive acrylic film is used, it has a very gradual curved surface in the top end portion of the contact hole. Thus, there is completely no problem with respect to coverage. In addition, in the bottom end portion of the contact hole, the bottom surface of the contact hole is reliably determined with a contact angle satisfying 30°<θ<65° without forming the tail portion. Thus, a problem of a poor contact is not also caused. From the above reasons, the present applicant considers that a positive type photosensitive acrylic film is a most preferable material to an interlayer insulating film made of particularly an organic resin when the present invention is carried out.


As described above, when the thin film transistor using the organic resin film as the interlayer insulating film is manufactured, the photosensitive organic resin film is used as the interlayer insulating film and the contact structure shown in FIGS. 1A and 1B is employed. Thus, the thin film transistor can be manufactured without varying the threshold voltage. Therefore, with respect to not only the thin film transistor but also the display device using it, the improvement of stability of operating performances and the increase of design margin in a circuit design can be achieved.





BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings:



FIGS. 1A and 1B show a structure of a thin film transistor;



FIGS. 2A to 2E show a process of manufacturing the thin film transistor;



FIGS. 3A and 3B are an SEM photograph and a schematic view which show a cross sectional structure of an organic resin film;



FIGS. 4A and 4B show dispersions in threshold voltages;



FIGS. 5A and 5B are an SEM photograph and a schematic view which show a cross sectional structure of an organic resin film;



FIGS. 6A and 6B are an SEM photograph and a schematic view which show a cross sectional structure of an organic resin film;



FIGS. 7A and 7B are an SEM photograph and a schematic view which show a cross sectional structure of an organic resin film;



FIGS. 8A and 8B show a structure of a thin film transistor;



FIGS. 9A to 9D show a pixel structure of a light emitting device;



FIGS. 10A and 10B show cross sectional structures of the light emitting device;



FIGS. 11A to 11C show cross sectional structures of the light emitting device;



FIG. 12 shows a structure of a thin film transistor;



FIGS. 13A to 13D show a pixel structure of a liquid crystal display device;



FIGS. 14A and 14B show cross sectional structures of the liquid crystal display device;



FIGS. 15A to 15D show an outline structure of the light emitting device;



FIGS. 16A to 16H show specific examples of electrical appliances; and



FIGS. 17A and 17B show C-V characteristics of an MOS structure in the case where a silicon nitride film is used as dielectric.





DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
Embodiment 1

In this embodiment, an example in which the formation position of the first opening portion 110 is changed in FIGS. 1A and 1B will be described using FIGS. 8A and 8B. Note that FIGS. 8A and 8B each show a cross sectional structure immediately after the formation of the second opening portion. In addition, the reference symbols used in FIGS. 1A and 1B are referred to if necessary.


In FIG. 8A, reference numeral 801 denotes a first opening portion having a diameter of ϕ1 and 802 denotes a second opening portion having a diameter of ϕ2. A characteristic in FIG. 8A is that the first opening portion 801 is provided to protrude from the end portion of the source region 103. The photosensitive organic resin film 109 can be formed in a position as indicated in this embodiment because the first passivation film 108 becomes an etching stopper, thereby stopping the progress of etching. In addition, in FIG. 8B, reference numeral 803 denotes a first opening portion having a diameter of ϕ3 and 804 denotes a second opening portion having a diameter of ϕ2. A characteristic in FIG. 8B is also that the first opening portion 803 is provided to protrude from the side end portion of the source region 103. Even in this case, with respect to the photosensitive organic resin film 109, the first passivation film 108 becomes an etching stopper, thereby stopping the progress of etching.


As described above, the inorganic insulating film which can become an etching stopper is located under the photosensitive organic resin film used as the interlayer insulating film. Thus, even when the diameter of the first opening portion is increased, there is no problem, so that it is very useful because a design margin in the formation of the contact hole can be widened.


Embodiment 2

In this embodiment, an example in which the present invention is applied to a light emitting device such as an EL display device will be described. FIG. 9A is a plan view of a pixel of the light emitting element (note that a state up to the formation of a pixel electrode is indicated), FIG. 9B is a circuit diagram thereof, and FIGS. 9C and 9D each are a cross sectional view along a line A-A′ or B-B′.


As shown in FIGS. 9A and 9B, a display portion of the light emitting device includes a plurality of pixels which are surrounded by gate wirings 951, data wirings 952, and power source wirings (wirings for supplying a constant voltage or a constant current) 953 and arranged in matrix. In each of the pixels, a TFT 954 serving as a switching element (hereinafter referred to as a switching TFT), a TFT 955 serving as means for supplying a current or a voltage for producing light emission of an EL element (hereinafter referred to as a driver TFT), a capacitor portion 956, and an EL element 957 are provided. Although not shown here, the EL element 957 can be formed by providing a light emitting layer over a pixel electrode 958.


Note that, in this embodiment, an n-channel TFT having a multi-gate structure is used as the switching TFT 954 and a p-channel TFT is used as the driver TFT 955. However, it is not required that the pixel structure of the light emitting element is limited to this. Thus, the present invention can be applied to various known structures.


In the cross sectional view of FIG. 9C, the n-channel TFT 954 and the capacitor portion 956 are shown. Reference numeral 901 denotes a substrate, and a glass substrate, a ceramic substrate, a quartz substrate, a silicon substrate, or a plastic substrate (including a plastic film) can be used. In addition, reference numeral 902 denotes a silicon nitride oxide film, 903 denotes a silicon oxynitride film, and they are laminated to serve as base films. Of course, it is not required that the present invention is limited to these materials. Further, an active layer of the n-channel TFT 954 is provided on the silicon oxynitride film 903. The active layer has a source region 904, a drain region 905, LDD regions 906a to 906d, and channel formation regions 907a and 907b. In other words, it has two channel formation regions and four LDD regions between the source region 904 and the drain region 905.


Also, the active layer of the n-channel TFT 954 is covered with a gate insulating film 908, and a gate electrode (gate electrode layers 909a and 909b) and another gate electrode (gate electrode layers 910a and 910b) are provided thereon. In this embodiment, a silicon oxynitride film is used as the gate insulating film 908. When the above nitride insulating film such as an aluminum nitride film having a high relative dielectric constant is used, an occupying area of an element can be reduced. Thus, it is effective for the improvement of the scale of integration.


Also, a tantalum nitride film is used for the gate electrode layers 909a and 910a and a tungsten film is used for the gate electrode layers 909b and 910b. With respect to these metallic films, a selection ratio is high. Thus, the structure as shown in FIG. 9B can be obtained by selecting an etching condition. The etching condition is preferably referred to JP 2001-313397 A according to the present applicant.


Also, a silicon nitride film or a silicon nitride oxide film is provided as a first passivation film 911 covering the gate electrodes, and a photosensitive organic resin film 912 (in this embodiment, a positive type photosensitive acrylic film is used) is provided thereon. Further, a second passivation film 913 is provided on the photosensitive organic resin film 912 so as to cover a first opening portion (see FIG. 1A). A second opening portion (see FIG. 1A) is provided to the bottom of the first opening portion. In this embodiment, a silicon nitride film or a silicon nitride oxide film is used as the second passivation film 913. Of course, another nitride insulating film such as an aluminum nitride film or an aluminum nitric oxide film can be also used.


Also, the data wiring 952 is connected with the source wiring 904 through the second opening portion, and a connection wiring 915 is connected with the drain region 905 through the second opening portion. The connection wiring 915 is a wiring connected to a gate electrode of the driver TFT 955. A structure in which a wiring containing mainly low resistance metal such as aluminum or copper is sandwiched by other metallic films or an alloy film of these metals is preferably used for the data wiring 952 and the connection wiring 915.


Also, reference numeral 916 denotes a source region of the driver TFT 955, with which the power source wiring 953 is connected. In a contact portion for this connection, the first opening portion and the second opening portion are formed by carrying out the present invention. In addition, the power source wiring 953 is opposite to a gate wiring 917 of the driver TFT 955 through the first passivation film 911 and the second passivation film 913, so that a storage capacitor 956a is formed. Further, the gate wiring 917 is opposite to a semiconductor film 918 through the gate insulating film 908 so that a storage capacitor 956b is formed. Because the power source wiring 953 is connected with a semiconductor layer 919, a charge is supplied therefrom, so that the semiconductor film 918 serves as an electrode. Thus, the capacitor portion 956 becomes a structure in which the storage capacitors 956a and 956b are connected in parallel, thereby obtaining a large capacity with a very small area. Furthermore, with respect to particularly the storage capacitor 956a, a silicon nitride film having a high relative dielectric constant is used for dielectric, so that a large capacity can be ensured. Because the dielectric of the storage capacity 956a is composed of a laminate structure of the first passivation film 911 and the second passivation film 913, a probability of occurrence of a pinhole is extremely low. Thus, a capacitor with high reliability can be formed.


When the present invention is carried out, the number of masks used in a photolithography process is increased to form the second opening portion as compared with a conventional case. However, when the increase in the number of masks is advantageously used, a new storage capacitor can be formed as described in this embodiment. Such a point is also one of important characteristics of the present invention. The characteristic of the present invention more than compensates for a demerit resulting from the increase in the number of masks, so that it greatly contributes to industrial progress. For example, when high definition image display is obtained, it is required that a relative occupying area of the storage capacitor to an area of each pixel is reduced in a display portion to improve an aperture ratio. Therefore, it is extremely useful to increase a storage capacity.


Also, in FIG. 9D, reference numeral 920 denotes a drain region of the driver TFT 955, which is connected with a drain wiring 921. The drain wiring 921 is connected with a pixel electrode 958 to compose a pixel. In this embodiment, an oxide conductive film which is transparent with respect to visible light (typically, an ITO film) is used as the pixel electrode 958. However, the present invention is not limited to such a film.


An example after an EL element is actually formed in the light emitting device having the above pixel structure is shown in FIGS. 10A and 10B. FIG. 10A is a cross sectional view corresponding to the cross section shown in FIG. 9D and shows a state in which the EL element 957 is formed on the pixel electrode 958. Note that, when the structure shown in FIG. 10A is used, the pixel electrode 958 corresponds of the anode of the EL element 957. In addition, in this specification, an EL element indicates an element in which an EL layer is provided between a cathode and an anode and a voltage is applied to the EL layer or a current is injected thereto to emit light.


The end portion of the pixel electrode 958 is covered with a photosensitive organic resin film 961. The photosensitive organic resin film 961 is provided in a grid shape so as to frame each pixel or provided in a stripe shape in row unit or column unit. In any case, when it is formed on the contact hole, a concave portion can be efficiently embedded and the entire surface can be also leveled. Note that, in this embodiment, the same material as the photosensitive organic resin film (first photosensitive organic resin film) 912 used as the interlayer insulating film described above (in this embodiment, the positive type photosensitive acrylic film) is used for the photosensitive organic resin film (second photosensitive organic resin film) 961. Thus, manufacturing facilities can be minimized. In addition, although not shown, the negative type photosensitive acrylic film which becomes an S-shaped cross section as shown in FIGS. 6A and 6B may be used. Of course, in this time, it is desirable that a curvature radius in a top end portion and a bottom end portion of the opening portion is set to 3 μm to 30 μm (typically, 10 μm to 15 μm). In addition, in this case, when a length of the tail portion indicted by W is not minimized, it is not preferable because an aperture ratio is reduced. Further, a known resist material (polymer material containing chromophore) can be also used.


Also, the surface of the photosensitive organic resin film 961 is covered with a nitride insulating film as a third passivation film 962, so that degassing from the photosensitive organic resin film 961 can be suppressed. In addition, the third passivation film 962 is etched on the pixel electrode 958 to provide an opening portion. In the opening portion, an EL layer 963 is in contact with the pixel electrode 958. The EL layer 963 is generally composed by laminating thin films such as a light emitting layer, a charge injecting layer, and a charge transporting layer. However, various structures and various materials in which light emission has been observed can be used. For example, SAlq (in which one of three ligands of Alq3 is substituted for a triphenylsilanol structure) as an organic system material containing silicon can be also used as a charge transporting layer or a hole blocking layer.


Of course, the EL layer is not necessarily composed of only organic thin film, and a structure in which an organic thin film and an inorganic thin film are laminated may be also used. A polymer thin film or a low molecular thin film may be used. In addition, a forming method is changed according to whether a polymer thin film or a low molecular thin film is used. However, the thin film is preferably formed by a known method.


Also, a cathode 964 is formed on the EL layer 963, and a nitride insulating film as a fourth passivation film 965 is finally provided thereon. A metallic thin film containing an element belonging to group 1 or 2 of the periodic table is preferably used as the cathode 964. A metallic film in which lithium of 0.2 wt % to 1.5 wt % (preferably, 0.5 wt % to 1.0 wt %) is added to aluminum is suitable in view of a charge injecting property and the like. Note that, if lithium is diffused, it is concerned that the operation of a TFT is influenced thereby. However, according to this embodiment, the TFT is completely protected by the first passivation film 911, the second passivation film 913, and the third passivation film 962, so that it is unnecessary to concern the diffusion of lithium.


Here, data indicating a blocking effect of a silicon nitride film formed by a sputtering method using high frequency discharge with respect to lithium are shown in FIGS. 17A and 17B. FIG. 17A shows a C-V characteristic of an MOS structure in the case where a silicon nitride film formed by a sputtering method using high frequency discharge (indicated as RF-SP SiN) is used as dielectric. Note that “Li-dip” means that a solution containing lithium is spin-coated on the silicon nitride film and means that contamination is intentionally caused using lithium for a test. In addition, FIG. 17B shows a C-V characteristic of an MOS structure in the comparative case where a silicon nitride film formed by a plasma CVD method (indicated as CVD SiN) is used as dielectric. Note that, with respect to data shown in FIG. 17B, an alloy film in which lithium is added to aluminum is used as a metallic electrode. A general BT test is conducted for these films (specifically, heat treatment is conducted at ±150° C. for 1 hour in addition to the application of a voltage of 1.7 MV). As a result, as shown in FIG. 17A, a change in C-V characteristic in the case where the silicon nitride film formed by the sputtering method using high frequency discharge is hardly observed. On the other hand, a large change in C-V characteristic in the case where the silicon nitride film formed by the plasma CVD method is observed. Accordingly, contamination of lithium is recognized. These data suggest that the silicon nitride film formed by the sputtering method using high frequency discharge has a very effective blocking effect to lithium diffusion.


Further, when a nitride insulating film is used as the second passivation film 913 or the third passivation film 962, a heat radiation effect can be expected. For example, if it is assumed that a thermal conductivity of a silicon oxide film is 1, that of a silicon nitride film is about 5 and that of an aluminum nitride film is about 35 to 130, thereby obtaining a very high thermal conductivity. Thus, even when the EL element generates heat, heat is effectively radiated, so that the deterioration of the EL layer 963 resulting from self heat radiation can be suppressed.


Note that the same material as the nitride insulating film used for the first passivation film 911 and the second passivation film 913 can be used for the third passivation film 962 and the fourth passivation film 965.


When the structure shown in FIG. 10A is used, light emitted from the EL element transmits the pixel electrode 958 and exits from the substrate 901 side. At this time, the transmitting light transmits through the photosensitive organic resin film 912. Thus, it is required that sufficient decolorization processing is conducted for the photosensitive organic resin film 912 so that it is made sufficiently transparent.


Next, FIG. 10B shows an example in which a metallic film 971 having a reflecting property is used instead of the pixel electrode 958. As the metallic film 971 having the reflecting property, a film of metal such as platinum (Pt) or gold (Au) having a high work function is used to serve as an anode. In addition, because such a metal is expensive, it may be laminated on a suitable metallic film such as an aluminum film or a tungsten film to form a pixel electrode in which at least platinum or gold is exposed onto an uppermost surface. Reference numeral 972 denotes an EL layer, and various structures and various materials in which light emission has been observed can be used as in the case shown in FIG. 10A. In addition, reference numeral 973 denotes a metallic film having a small film thickness (preferably, 10 nm to 50 nm). A metallic film containing an element belonging to group 1 or 2 of the periodic table is used to serve as a cathode. Further, an oxide conductive film (typically, an ITO film) 974 is provided by laminating it on the metallic film 973 and a fourth passivation film 975 is provided thereon.


When the structure shown in FIG. 10B is used, light emitted from the EL element is reflected by the pixel electrode 971, transmits through the metallic film 973, the oxide conductive film 974, and the like, and exits from the substrate. At this time, because the light does not transmit through a portion under the pixel electrode 971, a memory element, a resistor element, or the like may be provided therein and the photosensitive organic resin film 912 may be colored. Thus, a degree of flexibility in a design is high and a manufacturing process can be also simplified. Therefore, it can be said that the structure generally contributes to a reduction in manufacturing cost.


Embodiment 3

In this embodiment, an example is indicated in which a connection structure between the drain wiring 921 and the pixel electrode 958 is modified in the light emitting device described in Embodiment 2. Note that the fundamental structure is not changed as compared with that shown in FIG. 9C. Thus, in this embodiment, reference symbols are provided to only necessary portions and the description will be made.


As shown in FIG. 11A, a pixel electrode 501 made from an oxide conductive film is formed and then a drain wiring 502 is formed, so that a structure in which the drain wiring 502 is in contact with the pixel electrode 501 so as to cover the end portion thereof is obtained. When such a structure is obtained, the pixel electrode 501 may be formed after the formation of a second opening portion 503. Alternatively, the second opening portion 503 may be formed after the formation of the pixel electrode 501. In any case, even when dry etching processing is conducted, the photosensitive organic resin film 912 is always protected by the second passivation film 913 from plasma damage. Thus, there is no case where electrical characteristics of a thin film transistor are adversely influenced.


Next, as shown in FIG. 11B, an interlayer insulating film 504 made from an inorganic insulating film is provided on the first passivation film 911, and a drain wiring 505 is provided thereon. A connection wiring 506 is formed simultaneous with the drain wiring. The connection wiring 506 is connected with a capacitor wiring 917 of a lower layer. The drain wiring 505 and the connection wiring 506 are covered with a photosensitive organic resin film 508 having a first opening portion 507. The first opening portion 507 is covered with a second passivation film 509 made from a nitride insulating film. The second passivation film 509 has a second opening portion 510 in the bottom of the first opening portion 507. A pixel electrode 511 made from an oxide conductive film are connected with the drain wiring 505 through the first opening portion 507 and the second opening portion 510.


In this time, a storage capacitor 512 which is composed of the connection wiring 506, the second passivation film 509, and the pixel electrode 511 is produced on the connection wiring 506. In the case of the structure shown in FIG. 11B, only the second passivation film 509 having a high relative dielectric constant is used as dielectric, so that a storage capacitor having a large capacitance value can be produced. Of course, a storage capacitor using the pixel electrode 511 and the capacitor wiring 917 as a pair of electrodes can be also produced. However, in this case, because the second passivation film 509, the interlayer insulating film 504, and the first passivation film 911 are used as dielectric, a capacitance value becomes lower than that in the structure shown in FIG. 11B.


Next, FIG. 11C shows an example in which a nitride insulating film 513 is provided as another passivation film after the formation of the drain wiring 505 and the connection wiring 506 in FIG. 11B. In such a case, a storage capacitor 514 is composed of the connection wiring 506, the nitride insulating film 513, the second passivation film 509, and the pixel electrode 511. In this case, the film thickness is increased as compared with that in FIG. 11B, thereby slightly reducing a capacitance value. However, when a laminate is used for dielectric, a problem related to a pinhole, and the like can be reduced, so that the reliability of the storage capacitor is improved.


As described above, the present invention is not limited to the structure described in Embodiment 2, and therefore can be applied to various transistor structures using the organic resin film as the interlayer insulating film. Note that, in the structure described in this embodiment, the nitride insulating film described in Embodiments 1 and 2 above can be used for the second passivation film 509 and the nitride insulating film 513.


Embodiment 4

In this embodiment, an example in which a bottom gate thin film transistor (specifically, an inverse staggered TFT) is used as a thin film transistor in Embodiments 1 to 3 will be described. In other words, even when an inverse staggered TFT is used for the switching TFT and the driver TFT in Embodiment 2 or 3, the present invention can be carried out.


This embodiment will be described using FIG. 12. In FIG. 12, reference numeral 301 denotes a substrate, 302 denotes a gate electrode, 303 denotes a gate insulating film, 304 denotes a source region, 305 denotes a drain region, 306a and 306b denote LDD regions, and 307 denotes a channel formation region. The source region, the drain region, the LDD regions, and the channel formation region are made from a semiconductor film provided on the gate insulating film 302 covering the gate electrode 302. In addition, reference numerals 308 and 309 denote inorganic insulating films. In this embodiment, 308 denotes a silicon oxide film and 309 denotes a silicon nitride film. The silicon nitride film 309 serves as a first passivation film. The silicon oxide film 308 serves as a buffer layer between a semiconductor layer which becomes a lower layer and the first passivation film 309 made of silicon nitride. A known thin film transistor structure is described up to here. Various known materials can be used for materials of respective portions.


Next, a photosensitive organic resin film, specifically, a positive type photosensitive acrylic film is provided as an interlayer insulating film 310 on the first passivation film 309. A first opening portion (indicated by a diameter of ϕ1) 311 is provided in the photosensitive organic resin film 310. Further, a second passivation film 312 made from an inorganic insulating film is provided so as to cover the top surface of the photosensitive organic resin film 310 and the inner wall surface of the first opening portion 311. A second opening portion (indicated by a diameter of ϕ2) 313 is provided in the second passivation film 312 in the bottom of the first opening portion 311. Reference numeral 314 denotes a source electrode and 315 denotes a drain electrode.


Even in this embodiment, as in Embodiment 1, a silicon nitride film, a silicon nitride oxide film, a silicon oxynitride film, an aluminum nitride film, an aluminum nitric oxide film, or an aluminum oxynitride film can be used for the first passivation film 309 and the second passivation film 312. In addition, a laminate film including these films in at least a portion thereof can be used. It is desirable that the diameter of ϕ1 is set to 2 μm to 10 μm (preferably, 3 μm to 5 μm) and the diameter of ϕ2 is set to 1 μm to 5 μm (preferably, 2 μm to 3 μm). It is preferable that a relationship of ϕ1>ϕ2 is satisfied. Note that, because the cross sectional shape of the first opening portion 311 has been described in detail in “Summary of the Invention”, it is omitted here. It is desirable that an inner wall surface of the first opening portion is a gradual curved surface and has a continuously changed curvature radius. Specifically, when three points of curvature radii of R1, R2, and R3 are noted in order, it is desirable that a relationship among the respective curvature radii becomes R1<R2<R3 and these numerical values each become within 3 μm to 30 μm (typically, 10 μm to 15 μm). In addition, an angle (contact angle θ) formed by the photosensitive organic resin film 310 and the first passivation film 309 in the bottom of the first opening portion 311 is preferably kept within a range of 30°<θ<65° (typically, 40°<θ<50°.


As described above, when the present invention is carried out, the structure of a thin film transistor is not necessarily limited to only a top gate type or only a bottom gate type. Thus, the present invention can be applied to a thin film transistor having any structure. Further, the present invention is not necessarily limited to a thin film transistor, and may be applied to a transistor having a MOS structure which is formed using a silicon well.


Embodiment 5

In this embodiment, an example in which the present invention is applied to a liquid crystal display device will be described. FIG. 13A is a plan view of a pixel of a liquid crystal display device (note that a state up to the formation of a pixel electrode is indicated), FIG. 13B is a circuit diagram thereof, and FIGS. 13C and 13D each are a cross sectional view along a line A-A′ or B-B′.


As shown in FIGS. 13A and 13B, a display portion of the liquid crystal display device includes a plurality of pixels which are surrounded by gate wirings 851 and data wirings 852 and arranged in matrix. In each of the pixels, a TFT 853 serving as a switching element (hereinafter referred to as a switching TFT), a capacitor portion 854, and a liquid crystal element 855 are provided. In the circuit shown in FIG. 13B, both the capacitor portion 854 and the liquid crystal element 855 are connected with a constant potential line 856. However, they are not necessarily kept to the same potential, i.e., one may be kept to a common potential and the other may be kept to a ground potential (earth potential). In addition, although not shown here, the liquid crystal element can be formed by providing a liquid crystal layer over a pixel electrode 857. Note that, although in this embodiment, an n-channel TFT having a multi-gate structure is used as the switching TFT 853, a p-channel TFT may alternatively be used. The layout of the switching TFT is preferably determined as appropriate by an operator.


In the cross sectional view of FIG. 13C, the switching TFT 853 and the capacitor portion 854 are shown. Reference numeral 801 denotes a substrate, and a glass substrate, a ceramic substrate, a quartz substrate, a silicon substrate, or a plastic substrate (including a plastic film) can be used. In addition, reference numeral 802 denotes a silicon nitride oxide film, 803 denotes a silicon oxynitride film, and they are laminated to serve as base films. Of course, the present invention is not necessarily limited to these materials. Further, an active layer of the switching TFT 853 is provided on the silicon oxynitride film 803. The active layer has a source region 804, a drain region 805, LDD regions 806a to 806d, and channel formation regions 807a and 807b. In other words, it has two channel formation regions and four LDD regions between the source region 804 and the drain region 805.


Also, the active layer of the switching TFT 853 is covered with a gate insulating film 808, and a gate electrode (gate electrode layers 809a and 809b) and another gate electrode (gate electrode layers 810a and 810b) are provided thereon. In this embodiment, a silicon oxynitride film is used as the gate insulating film 808. In addition, a tantalum nitride film is used for the gate electrode layers 809a and 810a and a tungsten film is used for the gate electrode layers 809b and 810b. With respect to these metallic films, a selection ratio is high. Thus, the structure as shown in FIG. 13B can be obtained by selecting an etching condition. The etching condition may be referred to JP 2001-313397 A according to the present applicant.


Also, a silicon nitride film or a silicon nitride oxide film is provided as a first passivation film 811 covering the gate electrodes, and a photosensitive organic resin film 812 (in this embodiment, a positive type photosensitive acrylic film is used) is provided thereon. Further, a second passivation film 813 is provided on the photosensitive organic resin film 812 so as to cover a first opening portion (see FIG. 1A). A second opening portion (see FIG. 1A) is provided to the bottom of the first opening portion. In this embodiment, a silicon nitride film or a silicon nitride oxide film is used as the second passivation film 813. Of course, another nitride insulating film such as an aluminum nitride film or an aluminum nitric oxide film can be also used.


Also, the data wiring 852 is connected with the source region 804 through the first opening portion, and the drain wiring 815 is connected with the drain region 805 through the second opening portion. The drain wiring 815 is used as an electrode composing a storage capacitor in the capacitor portion and electrically connected with the pixel electrode 857. Note that, in this embodiment, an oxide conductive film which is transparent with respect to visible light (typically, an ITO film) is used as the pixel electrode 857. However, the present invention is not limited to such a film. In addition, a structure in which a wiring containing mainly low resistance metal such as aluminum or copper is sandwiched by other metallic films or an alloy film of these metals is preferably used for the data wiring 852 and the drain wiring 815.


The drain wiring 815 is opposite to a capacitor wiring 816 which is formed together with the gate electrodes (that is, which is formed on the same surface as the gate electrodes) through the first passivation film 811 and the second passivation film 813, so that a storage capacitor 854a is produced. Further, the capacitor wiring 816 is opposite to a semiconductor film 817 through the gate insulating film 808 so that a storage capacitor 854b is produced. Because the semiconductor film 817 is electrically connected with the drain region 805, when a constant voltage is applied to the capacitor wiring 816, the semiconductor film serves as an electrode. Thus, the capacitor portion 854 becomes a structure in which the storage capacitors 854a and 854b are connected in parallel, thereby obtaining a large capacity with a very small area. Furthermore, with respect to particularly the storage capacitor 854a, a silicon nitride film having a high relative dielectric constant is used for dielectric, so that a large capacity can be ensured.


An example, up to the actual formation of a liquid crystal element of the liquid crystal display device having the above pixel structure is shown in FIGS. 14A and 14B. FIG. 14A is a cross sectional view corresponding to the cross section shown in FIG. 13C and shows a state in which the liquid crystal element 855 is formed on the pixel electrode 857. A spacer 821 made of an organic resin is provided on the drain wiring 815, and an alignment film 822 is provided thereon. The formation order of the spacer 821 and the alignment film 822 may be reverse. Further, a light shielding film 824 made from a metallic film, a counter electrode 825 made from an oxide conductive film, and an alignment film 826 are provided on another substrate (counter substrate) 823, and then the alignment film 822 and the alignment film 826 are bonded opposite to each other using a sealing material (not shown). Furthermore, a liquid crystal 827 is injected from a liquid crystal injection port provided in the sealing material, and the liquid crystal injection port is then sealed to complete the liquid crystal display device. Note that a general liquid crystal cell assembly process is preferably applied to a process after the formation of the spacer 821. Thus, the detailed description is not particularly made.


When the structure shown in FIG. 14A is used, light is made incident from the counter substrate 823 side, modulated through the liquid crystal 827, and exits from the substrate 801 side. At this time, the transmitting light transmits through the photosensitive organic resin film 812 used as the interlayer insulating film. Thus, it is required that sufficient decolorization processing is conducted for the photosensitive organic resin film 812 so that it is made sufficiently transparent.


Next, FIG. 14B shows an example in which a drain wiring 831 made from a metallic film having a reflecting property is used without modification instead of the pixel electrode 857. As the metallic film having the reflecting property, an aluminum film (including an aluminum alloy film) or a conductive film having a silver thin film at least on its surface can be used. The description related to other portions for which the same reference symbols as in FIG. 14A are provided is omitted here. When the structure shown in FIG. 14B is used, light is made incident from the counter substrate 823 side, modulated through the liquid crystal 827, and outputted from the counter substrate 823 side again. At this time, because the light does not transmit through a portion under the drain wiring 831, a memory element, a resistor element, or the like may be provided therein and the photosensitive organic resin film 812 may be colored. Thus, a degree of flexibility in a design is high and a manufacturing process can be also simplified. Therefore, it can be said that the structure generally contributes to a reduction in manufacturing cost.


Embodiment 6

In this embodiment, a structure of the entire light emitting device shown in FIGS. 9A to 9D will be described using FIGS. 15A to 15D. FIG. 15A is a plan view of a light emitting device produced by sealing an element substrate in which thin film transistors are formed with a sealing material. FIG. 15B is a cross sectional view along a line B-B′ in FIG. 9A. FIG. 15C is a cross sectional view along a line A-A′ in FIG. 15A.


A pixel portion (display portion) 402, a data line driver circuit 403, gate line driver circuits 404a and 404b, and a protective circuit 405, which are provided to surround the pixel portion 402, are located on a substrate 401, and a seal material 406 is provided to surround them. The structure of the pixel portion 402 preferably refers to FIGS. 10A and 10B and its description. As the seal material 406, a glass material, a metallic material (typically, a stainless material), a ceramic material, or a plastic material (including a plastic film) can be used. As shown in FIGS. 10A and 10B, it can be also sealed with only an insulating film. In addition, it is necessary to use a translucent material according to a radiation direction of light from an EL element.


The seal material 406 may be provided to partially overlap with the data line driver circuit 403, the gate line driver circuits 404a and 404b, and the protective circuit 405. A sealing material 407 is provided using the seal material 406, so that a closed space 408 is produced by the substrate 401, the seal material 406, and the sealing material 407. A hygroscopic agent (barium oxide, calcium oxide, or the like) 409 is provided in advance in a concave portion of the sealing material 407, so that it has a function of absorbing moisture, oxygen, and the like to keep an atmosphere clean in an inner portion of the above closed space 408, thereby suppressing the deterioration of an EL layer. The concave portion is covered with a cover material 410 with a fine mesh shape. The cover material 410 allows air and moisture to pass therethrough but not the hygroscopic agent 409. Note that the closed space 408 is preferably filled with a noble gas such as nitrogen or argon, and can be also filled with a resin or a liquid if it is inert.


Also, an input terminal portion 411 for transmitting signals to the data line driver circuit 403 and the gate line driver circuits 404a and 404b is provided on the substrate 401. Data signals such as video signals are transferred to the input terminal portion 411 through a FPC (flexible printed circuit) 412. With respect to a cross section of the input terminal portion 411, as shown in FIG. 15B, an input wiring having a structure in which an oxide conductive film 414 is laminated on a wiring 413 formed together with a gate wiring or, a data wiring is electrically connected with a wiring 415 provided in the FPC 412 side through a resin 417 to which conductors 416 are dispersed. Note that a spherical polymer compound for which plating processing using gold or silver is conducted is preferably used for the conductors 416.


Also, an enlarged view of a region 418 surrounded by a dot line in FIG. 15C is shown in FIG. 15D. The protective circuit 405 is preferably composed by combining a thin film transistor 419 and a capacitor 420, and any known structure may be used therefor. The present invention has such a feature that the formation of the capacitor is possible without increasing the number of photolithography steps together with, the improvement of contact holes. In this embodiment, the capacitor 420 is formed utilizing the feature. Note that the structure of the thin film transistor 419 and that of the capacitor 420 can be understood if FIGS. 10A and 10B and description thereof are referred to, and therefore the description is omitted here.


In this embodiment, the protective circuit 405 is provided between the input terminal portion 411 and the data line driver circuit 403. When an electrostatic signal such as an unexpected pulse signal is inputted therebetween, the protective circuit releases the pulse signal to the outside. At this time, first, a high voltage signal which is instantaneously inputted can be dulled by the capacitor 420, and other high voltages can be released to the outside through a circuit composed of a thin film transistor and a thin film diode. Of course, the protective circuit may be provided in other location, for example, a location between the pixel portion 402 and the data line driver circuit 403 or locations between the pixel portion 402 and the gate line driver circuits 404a and 404b.


As described above, according to this embodiment, when the present invention is carried out, an example in which the capacitor used for the protective circuit for electrostatic measures and the like which is provided in the input terminal portion is simultaneously formed is indicated. This embodiment can be carried out by being combined with any structure of Embodiments 1 to 5.


Embodiment 7

Examples of electronics employing a display apparatus of the present invention to a display portion are: a video camera; a digital camera; a goggle type display (head mounted display); a navigation system; an audio reproducing apparatus (car audio, an audio component, and the like); a laptop computer; a game machine; a portable information terminal (a mobile computer, a cellular phone, a portable game machine, an electronic book, etc.); and an image reproducing apparatus including a recording medium (specifically, an appliance capable of processing data in a recording medium such as a Digital Versatile Disk (DVD) and having a display apparatus that can display the image of the data). Specific examples of the electronics are shown in FIGS. 16A to 16H.



FIG. 16A shows a television, which comprises a casing 2001, a supporting base 2002, a display unit 2003, speaker units 2004, a video input terminal 2005, etc. The present invention is applied to the display unit 2003. The term television includes every television for displaying information such as one for a personal computer, one for receiving TV broadcasting, and one for advertisement.



FIG. 16B shows a digital camera, which comprises a main body 2101, a display unit 2102, an image receiving unit 2103, operation keys 2104, an external connection port 2105, a shutter 2106, etc. The present invention is applied to the display unit 2102.



FIG. 16C shows a laptop computer, which comprises a main body 2201, a casing 2202, a display unit 2203, a keyboard 2204, an external connection port 2205, a pointing mouse 2206, etc. The present invention is applied to the display unit 2203.



FIG. 16D shows a mobile computer, which comprises a main body 2301, a display unit 2302, a switch 2303, operation keys 2304, an infrared ray port 2305, etc. The present invention is applied to the display unit 2302.



FIG. 16E shows a portable image reproducing apparatus equipped with a recording medium (a DVD player, to be specific). The apparatus comprises a main body 2401, a casing 2402, a display unit A 2403, a display unit B 2404, a recording medium (such as DVD) reading unit 2405, operation keys 2406, speaker units 2407, etc. The display unit A 2403 mainly displays image information whereas the display unit B 2404 mainly displays text information. The present invention is applied to the display units A 2403 and B 2404. The term image reproducing apparatus equipped with a recording medium includes domestic game machines.



FIG. 16F shows a goggle type display (head mounted display), which comprises a main body 2501, display units 2502, and arm units 2503. The present invention is applied to the display unit 2502.



FIG. 16G shows a video camera, which comprises a main body 2601, a display unit 2602, a casing 2603, an external connection port 2604, a remote control receiving unit 2605, an image receiving unit 2606, a battery 2607, an audio input unit 2608, operation keys 2609, etc. The present invention is applied to the display portion 2602.



FIG. 16H shows a cellular phone, which comprises a main body 2701, a casing 2702, a display unit 2703, an audio input unit 2704, an audio output unit 2705, operation keys 2706, an external connection port 2707, an antenna 2708, etc. The present invention is applied to the display unit 2703. If the display unit 2703 displays white characters on a black background, power consumption of the cellular phone can be reduced.


As described above, the display apparatus obtained by applying the present invention may be used as the display units of every electronics. Low-cost display apparatus can be provided and the electronics parts cost can be lowered. Since the stability of the performance of the display apparatus can be improved and the design margin in the circuit design can be expanded in the present invention, the low-cost display apparatus can be provided and the electronics parts cost can be lowered. Also, the electronics of the present Embodiment may use any configuration of the display apparatuses shown in Embodiments 1 to 6.


According to the present invention, a display device can be manufactured without varying a threshold voltage of a thin film transistor by a process having a high design margin in a circuit design, so that the improvement of stability of operating performance of the display device can be achieved. Further, a large capacitor can be produced with a small area together with the above thin film transistor without increasing the number of photolithography steps, thereby improving an image quality of the display device.

Claims
  • 1. A display device comprising: a substrate;a flexible printed circuit affixed to the substrate;a transistor over the substrate, the transistor being electrically connected to the flexible printed circuit and comprising a semiconductor layer which comprises a first region and a second region;a wiring in direct contact with the second region of the semiconductor layer;an organic insulating film over the wiring;an inorganic insulating film over the organic insulating film and in a first opening portion formed in the organic insulating film; anda pixel electrode over the inorganic insulating film, and in direct contact with the wiring in the first opening portion formed in the organic insulating film and in a second opening portion formed in the inorganic insulating film,wherein the first region of the semiconductor layer comprises a channel formation region of the transistor, andwherein the first opening portion and the second opening portion overlap with each other.
  • 2. The display device according to claim 1, wherein the organic insulating film is in direct contact with the wiring,wherein the inorganic insulating film is in direct contact with the organic insulating film and the wiring, andwherein the pixel electrode is in direct contact with the inorganic insulating film.
  • 3. The display device according to claim 1, wherein, when seen in a cross sectional view of the first opening portion and the second opening portion, an entirety of the second opening portion overlaps with the first opening portion.
  • 4. The display device according to claim 1, wherein, when seen in a cross sectional view of the first opening portion and the second opening portion, a surface of the organic insulating film shaping an inner wall of the second opening portion has a curvature radius continuously changed in a range of 3 μm to 30 μm.
  • 5. The display device according to claim 1, wherein the organic insulating film is made from a positive type photosensitive film.
  • 6. The display device according to claim 1, wherein a surface of the organic insulating film shaping an inner wall of the second opening portion has a continuously changed curvature radius, andwherein a contact angle formed by the surface of the organic insulating film in the second opening portion with a bottom surface of the second opening portion is within a range of 30° to 65°.
  • 7. A display device comprising: a substrate;a flexible printed circuit affixed to the substrate;a transistor over the substrate, the transistor being electrically connected to the flexible printed circuit and comprising a semiconductor layer which comprises a first region and a second region;a wiring in direct contact with the second region of the semiconductor layer;a first inorganic insulating film over the wiring;an organic insulating film over the first inorganic insulating film and the wiring;a second inorganic insulating film over the organic insulating film and in a first opening portion formed in the organic insulating film; anda pixel electrode over the second inorganic insulating film, and in direct contact with the wiring in the first opening portion formed in the organic insulating film, in a second opening portion formed in the first inorganic insulating film, and in a third opening portion formed in the second inorganic insulating film,wherein the first region of the semiconductor layer comprises a channel formation region of the transistor, andwherein the first opening portion, the second opening portion, and the third opening portion overlap with each other.
  • 8. The display device according to claim 7, wherein the first inorganic insulating film is in direct contact with the wiring,wherein the organic insulating film is in direct contact with the first inorganic insulating film,wherein the second inorganic insulating film is in direct contact with the organic insulating film, andwherein the pixel electrode is in direct contact with the second inorganic insulating film.
  • 9. The display device according to claim 7, wherein, when seen in a cross sectional view of the first opening portion, the second opening portion, and the third opening portion, an entirety of the second opening portion and an entirety of the third opening portion overlap with the first opening portion.
  • 10. The display device according to claim 7, wherein, when seen in a cross sectional view of the first opening portion, the second opening portion, and the third opening portion, a surface of the organic insulating film shaping an inner wall of the second opening portion has a curvature radius continuously changed in a range of 3 μm to 30 μm.
  • 11. The display device according to claim 7, wherein the organic insulating film is made from a positive type photosensitive film.
  • 12. The display device according to claim 7, wherein a surface of the organic insulating film shaping an inner wall of the second opening portion has a continuously changed curvature radius, andwherein a contact angle formed by the surface of the organic insulating film in the second opening portion with a bottom surface of the second opening portion is within a range of 30° to 65°.
  • 13. A display device comprising: a substrate;a flexible printed circuit affixed to the substrate;a transistor over the substrate, the transistor being electrically connected to the flexible printed circuit and comprising a semiconductor layer which comprises a first region and a second region;a wiring in direct contact with the second region of the semiconductor layer;a first inorganic insulating film over the wiring;an organic insulating film over the first inorganic insulating film and the wiring;a second inorganic insulating film over the organic insulating film and in a first opening portion formed in the organic insulating film; anda pixel electrode over the second inorganic insulating film, and in direct contact with the wiring in the first opening portion formed in the organic insulating film, in a second opening portion formed in the first inorganic insulating film, and in a third opening portion formed in the second inorganic insulating film,wherein the first region of the semiconductor layer comprises a channel formation region of the transistor,wherein the first opening portion, the second opening portion, and the third opening portion overlap with each other,wherein the first inorganic insulating film and the second inorganic insulating film are in direct contact with each other in the second opening portion formed in the organic insulating film, andwherein, when seen in a cross sectional view of the first opening portion, the second opening portion, and the third opening portion, a side edge of the second opening portion and a side edge of the third opening coincide.
  • 14. The display device according to claim 13, wherein the first inorganic insulating film is in direct contact with the wiring,wherein the organic insulating film is in direct contact with the first inorganic insulating film,wherein the second inorganic insulating film is in direct contact with the organic insulating film, andwherein the pixel electrode is in direct contact with the second inorganic insulating film.
  • 15. The display device according to claim 13, wherein, when seen in the cross sectional view, an entirety of the second opening portion and an entirety of the third opening portion overlap with the first opening portion.
  • 16. The display device according to claim 13, wherein, when seen in the cross sectional view, a surface of the organic insulating film shaping an inner wall of the second opening portion has a curvature radius continuously changed in a range of 3 μm to 30 μm.
  • 17. The display device according to claim 13, wherein the organic insulating film is made from a positive type photosensitive film.
  • 18. The display device according to claim 13, wherein a surface of the organic insulating film shaping an inner wall of the second opening portion has a continuously changed curvature radius, andwherein a contact angle formed by the surface of the organic insulating film in the second opening portion with a bottom surface of the second opening portion is within a range of 30° to 65°.
Priority Claims (1)
Number Date Country Kind
2002-107197 Apr 2002 JP national
CROSS-REFERENCES TO RELATED APPLICATIONS

The present application is a continuation of U.S. application Ser. No. 14/801,098, filed Jul. 16, 2015, now U.S. Pat. No. 9,406,806, issued Aug. 2, 2016, which is a continuation of U.S. application Ser. No. 14/582,242 filed Dec. 24, 2014, now U.S. Pat. No. 9,105,727, issued Aug. 11, 2015, which is a continuation of U.S. application Ser. No. 14/133,820, filed Dec. 19, 2013, now U.S. Pat. No. 8,946,718, issued Feb. 3, 2015, which is a continuation of U.S. Pat. No. 13/957,870, filed Aug. 2, 2013, now U.S. Pat. No. 8,946,717, issued Feb. 3, 2015, which is a continuation of U.S. application Ser. No. 13/396,625, filed Feb. 15, 2012, now U.S. Pat. No. 8,502,215, issued Aug. 6, 2013, which is a division of U.S. application Ser. No. 12/840,350, filed Jul. 21, 2010, now U.S. Pat. No. 8,120,033, issued Feb. 21, 2012, which is a continuation of U.S. application Ser. No. 12/533,669, filed Jul. 31, 2009, now U.S. Pat. No. 7,994,504, issued Aug. 9, 2011, which is a continuation of U.S. application Ser. No. 11/196,251, filed Aug. 4, 2005, now U.S. Pat. No.7,999,263, issued Aug. 16, 2011, which is a division of U.S. application Ser. No. 10/407,184, filed Apr. 7, 2003, now U.S. Pat. No. 7,038,239, issued May 2, 2006.

US Referenced Citations (291)
Number Name Date Kind
3597667 Horn Aug 1971 A
4313782 Sokoloski Feb 1982 A
4342617 Fu et al. Aug 1982 A
4347586 Natsui Aug 1982 A
4409724 Tasch et al. Oct 1983 A
4447272 Saks May 1984 A
4566175 Smayling et al. Jan 1986 A
4618878 Aoyama et al. Oct 1986 A
4651406 Shimizu et al. Mar 1987 A
4808845 Suzuki et al. Feb 1989 A
4823180 Wieder et al. Apr 1989 A
4851370 Doklan et al. Jul 1989 A
4886962 Gofuku et al. Dec 1989 A
4951100 Parrillo Aug 1990 A
5055906 Mase et al. Oct 1991 A
5063378 Roach Nov 1991 A
RE33829 Castleberry Feb 1992 E
5102813 Kobayashi et al. Apr 1992 A
5113511 Nelson et al. May 1992 A
5142344 Yamazaki Aug 1992 A
5169792 Katoh et al. Dec 1992 A
5182620 Shimada et al. Jan 1993 A
5191373 Nakano Mar 1993 A
5198685 Kitani et al. Mar 1993 A
5212119 Hah et al. May 1993 A
5247289 Matsueda Sep 1993 A
5292675 Codama Mar 1994 A
5292677 Dennison Mar 1994 A
5306651 Masumo et al. Apr 1994 A
5308998 Yamazaki et al. May 1994 A
5313076 Yamazaki et al. May 1994 A
5324974 Liao Jun 1994 A
5343066 Okamoto et al. Aug 1994 A
5359206 Yamamoto et al. Oct 1994 A
5365079 Kodaira et al. Nov 1994 A
5414278 Kobayashi et al. May 1995 A
5414442 Yamazaki et al. May 1995 A
5424752 Yamazaki et al. Jun 1995 A
5426315 Pfiester Jun 1995 A
5440163 Ohhashi Aug 1995 A
5444457 Hotto Aug 1995 A
5446562 Sato Aug 1995 A
5459596 Ueda et al. Oct 1995 A
5466617 Shannon Nov 1995 A
5468987 Yamazaki et al. Nov 1995 A
5476802 Yamazaki et al. Dec 1995 A
5479052 Yuuki Dec 1995 A
5485019 Yamazaki et al. Jan 1996 A
5497021 Tada Mar 1996 A
5498562 Dennison et al. Mar 1996 A
5499123 Mikoshiba Mar 1996 A
5504020 Aomori et al. Apr 1996 A
5504029 Murata et al. Apr 1996 A
5508209 Zhang et al. Apr 1996 A
5512779 Noda Apr 1996 A
5521107 Yamazaki et al. May 1996 A
5523257 Yamazaki et al. Jun 1996 A
5523614 Hashimoto Jun 1996 A
5545577 Tada Aug 1996 A
5563427 Yudasaka et al. Oct 1996 A
5576231 Konuma et al. Nov 1996 A
5576655 Fujihira et al. Nov 1996 A
5580381 Yamagata Dec 1996 A
5583369 Yamazaki et al. Dec 1996 A
5585949 Yamazaki et al. Dec 1996 A
5585951 Noda et al. Dec 1996 A
5612254 Mu et al. Mar 1997 A
5619045 Konuma et al. Apr 1997 A
5620905 Konuma et al. Apr 1997 A
5623157 Miyazaki et al. Apr 1997 A
5627084 Yamazaki et al. May 1997 A
5635423 Huang et al. Jun 1997 A
5650338 Yamazaki et al. Jul 1997 A
5663077 Adachi et al. Sep 1997 A
5672900 Konuma et al. Sep 1997 A
5674771 Machida et al. Oct 1997 A
5680147 Yamazaki et al. Oct 1997 A
5696386 Yamazaki Dec 1997 A
5706064 Fukunaga et al. Jan 1998 A
5712495 Suzawa Jan 1998 A
5719065 Takemura et al. Feb 1998 A
5721601 Yamaji et al. Feb 1998 A
5729035 Anma Mar 1998 A
5733797 Yamaha Mar 1998 A
5737049 Shin et al. Apr 1998 A
5747355 Konuma et al. May 1998 A
5771110 Hirano et al. Jun 1998 A
5781254 Kim et al. Jul 1998 A
5784073 Yamazaki et al. Jul 1998 A
5786241 Shimada Jul 1998 A
5789762 Koyama et al. Aug 1998 A
5804878 Miyazaki et al. Sep 1998 A
5805252 Shimada et al. Sep 1998 A
5808315 Murakami et al. Sep 1998 A
5814529 Zhang Sep 1998 A
5815226 Yamazaki et al. Sep 1998 A
5818550 Kadota et al. Oct 1998 A
5831284 Park et al. Nov 1998 A
5847410 Nakajima Dec 1998 A
5849611 Yamazaki et al. Dec 1998 A
5879969 Yamazaki et al. Mar 1999 A
5880038 Yamazaki et al. Mar 1999 A
5893623 Muramatsu Apr 1999 A
5895937 Su et al. Apr 1999 A
5913112 Yamazaki et al. Jun 1999 A
5917225 Yamazaki et al. Jun 1999 A
5926702 Kwon et al. Jul 1999 A
5939731 Yamazaki et al. Aug 1999 A
5940732 Zhang Aug 1999 A
5945711 Takemura et al. Aug 1999 A
5946561 Yamazaki et al. Aug 1999 A
5956105 Yamazaki et al. Sep 1999 A
5962870 Yamazaki et al. Oct 1999 A
5962872 Zhang et al. Oct 1999 A
5982460 Zhang et al. Nov 1999 A
5990542 Yamazaki Nov 1999 A
6013928 Yamazaki et al. Jan 2000 A
6031290 Miyazaki et al. Feb 2000 A
6037712 Codama et al. Mar 2000 A
6057904 Kim et al. May 2000 A
6069443 Jones et al. May 2000 A
6078316 Page et al. Jun 2000 A
6115090 Yamazaki Sep 2000 A
6124904 Sato Sep 2000 A
6136624 Kemmochi et al. Oct 2000 A
6141066 Matsushima Oct 2000 A
6147375 Yamazaki et al. Nov 2000 A
6150692 Iwanaga et al. Nov 2000 A
6166414 Miyazaki et al. Dec 2000 A
6215154 Ishida et al. Apr 2001 B1
6236106 Sato May 2001 B1
6252297 Kemmochi et al. Jun 2001 B1
6271066 Yamazaki et al. Aug 2001 B1
6271543 Ohtani et al. Aug 2001 B1
6274516 Kamei et al. Aug 2001 B1
6274887 Yamazaki et al. Aug 2001 B1
6294799 Yamazaki et al. Sep 2001 B1
6303963 Ohtani et al. Oct 2001 B1
6306559 Tanamura et al. Oct 2001 B1
6306694 Yamazaki et al. Oct 2001 B1
6320224 Zhang Nov 2001 B1
6335555 Takemura et al. Jan 2002 B1
6346718 Yamanaka et al. Feb 2002 B1
6356318 Kawahata Mar 2002 B1
6372558 Yamanaka et al. Apr 2002 B1
6429053 Yamazaki et al. Aug 2002 B1
6448612 Miyazaki et al. Sep 2002 B1
6451636 Segawa et al. Sep 2002 B1
6475836 Suzawa et al. Nov 2002 B1
6476447 Yamazaki et al. Nov 2002 B1
6492659 Yamazaki et al. Dec 2002 B1
6493271 Matsubara et al. Dec 2002 B2
6514855 Shioya et al. Feb 2003 B1
6515300 Boer et al. Feb 2003 B2
6521913 Murade Feb 2003 B1
6528824 Yamagata et al. Mar 2003 B2
6538301 Yamada et al. Mar 2003 B1
6556257 Ino Apr 2003 B2
6562672 Yamazaki et al. May 2003 B2
6566711 Yamazaki et al. May 2003 B1
6576926 Yamazaki et al. Jun 2003 B1
6580475 Yamazaki et al. Jun 2003 B2
6593990 Yamazaki Jul 2003 B1
6599818 Dairiki Jul 2003 B2
6605826 Yamazaki et al. Aug 2003 B2
6608353 Miyazaki et al. Aug 2003 B2
6614076 Kawasaki et al. Sep 2003 B2
6614493 Kim et al. Sep 2003 B1
6617611 Hasegawa et al. Sep 2003 B2
6624450 Yamazaki et al. Sep 2003 B1
6657230 Murade Dec 2003 B1
6657260 Yamazaki et al. Dec 2003 B2
6664145 Yamazaki et al. Dec 2003 B1
6664732 Yamazaki et al. Dec 2003 B2
6677621 Yamazaki et al. Jan 2004 B2
6680577 Inukai et al. Jan 2004 B1
6689492 Yamazaki et al. Feb 2004 B1
6690031 Ohtani et al. Feb 2004 B1
6690033 Yamazaki et al. Feb 2004 B2
6730948 Umeda et al. May 2004 B2
6739931 Yamazaki et al. May 2004 B2
6740599 Yamazaki et al. May 2004 B2
6768259 Hirano Jul 2004 B2
6774578 Tanada Aug 2004 B2
6777710 Koyama Aug 2004 B1
6778232 Nakata et al. Aug 2004 B2
6784037 Yamazaki et al. Aug 2004 B2
6784949 Nagata et al. Aug 2004 B1
6791129 Inukai Sep 2004 B2
6791521 Isami et al. Sep 2004 B2
6822264 Yamazaki et al. Nov 2004 B2
6822629 Yamazaki et al. Nov 2004 B2
6828950 Koyama Dec 2004 B2
6833560 Konuma et al. Dec 2004 B2
6842660 Tripathi et al. Jan 2005 B2
6855954 Zhang Feb 2005 B1
6864628 Yamazaki et al. Mar 2005 B2
6875999 Koyama et al. Apr 2005 B2
6900462 Suzawa et al. May 2005 B2
6903377 Yamazaki et al. Jun 2005 B2
6905903 Hasegawa et al. Jun 2005 B2
6909114 Yamazaki Jun 2005 B1
6911688 Yamazaki et al. Jun 2005 B2
6936846 Koyama et al. Aug 2005 B2
6940180 Uchiyama Sep 2005 B1
6943369 Hayashi Sep 2005 B2
6958489 Kimura Oct 2005 B2
6967129 Yamazaki et al. Nov 2005 B2
6972263 Yamazaki et al. Dec 2005 B2
6972435 Ohtani Dec 2005 B2
6977392 Yamazaki et al. Dec 2005 B2
6977394 Yamazaki et al. Dec 2005 B2
6987283 Zhang et al. Jan 2006 B2
7038239 Murakami et al. May 2006 B2
7042024 Yamazaki et al. May 2006 B2
7045399 Miyazaki et al. May 2006 B2
7061016 Miyazaki et al. Jun 2006 B2
7084517 Uchiyama Aug 2006 B2
7132693 Konuma et al. Nov 2006 B2
7141821 Yamazaki et al. Nov 2006 B1
7142781 Koyama et al. Nov 2006 B2
7148510 Yamazaki et al. Dec 2006 B2
7242021 Yamazaki et al. Jul 2007 B2
7301209 Takemura et al. Nov 2007 B2
7365393 Yamazaki et al. Apr 2008 B2
7375376 Yamazaki et al. May 2008 B2
7422934 Yamazaki et al. Sep 2008 B2
7442991 Yamazaki et al. Oct 2008 B2
7615786 Takemura et al. Nov 2009 B2
7671369 Yamazaki et al. Mar 2010 B2
9105727 Murakami et al. Aug 2015 B2
20010005606 Tanaka et al. Jun 2001 A1
20010009283 Arao et al. Jul 2001 A1
20010030322 Yamazaki et al. Oct 2001 A1
20010036462 Fong et al. Nov 2001 A1
20010051416 Yamazaki et al. Dec 2001 A1
20010053559 Nagao et al. Dec 2001 A1
20010055841 Yamazaki et al. Dec 2001 A1
20020036462 Hirano Mar 2002 A1
20020050786 Yamazaki et al. May 2002 A1
20020051382 Matsubara et al. May 2002 A1
20020052124 Raaijmakers et al. May 2002 A1
20020055206 Zhang May 2002 A1
20020084475 Ho Moon Jul 2002 A1
20020096757 Takao et al. Jul 2002 A1
20020132385 Dojo et al. Sep 2002 A1
20020135709 Sung Chae et al. Sep 2002 A1
20020145116 Choo et al. Oct 2002 A1
20020155706 Mitsuki et al. Oct 2002 A1
20020163043 Zhang et al. Nov 2002 A1
20020177326 Klee et al. Nov 2002 A1
20020179969 Miyazaki et al. Dec 2002 A1
20030057419 Murakami et al. Mar 2003 A1
20030090447 Kimura May 2003 A1
20030129790 Yamazaki et al. Jul 2003 A1
20030162314 Yamazaki et al. Aug 2003 A1
20030173570 Yamazaki et al. Sep 2003 A1
20030189207 Murakami et al. Oct 2003 A1
20030189210 Yamazaki et al. Oct 2003 A1
20030193054 Hayakawa et al. Oct 2003 A1
20030197178 Yamazaki et al. Oct 2003 A1
20030206332 Yamazaki et al. Nov 2003 A1
20030210358 Zhang et al. Nov 2003 A1
20030213966 Yang et al. Nov 2003 A1
20030230764 Yamazaki et al. Dec 2003 A1
20040023445 Miyazaki et al. Feb 2004 A1
20040051102 Miyazaki et al. Mar 2004 A1
20040072380 Yamazaki et al. Apr 2004 A1
20040075094 Yamazaki et al. Apr 2004 A1
20040080263 Yamazaki et al. Apr 2004 A1
20040135181 Yamazaki et al. Jul 2004 A1
20050056948 Uchiyama Mar 2005 A1
20050087741 Yamazaki Apr 2005 A1
20050132549 Shih et al. Jun 2005 A1
20050205868 Yamazaki et al. Sep 2005 A1
20050233507 Yamazaki et al. Oct 2005 A1
20050276912 Yamamoto et al. Dec 2005 A1
20050282305 Murakami et al. Dec 2005 A1
20050287722 Zhang Dec 2005 A1
20060060861 Yamazaki et al. Mar 2006 A1
20070001236 Yamazaki et al. Jan 2007 A1
20070096106 Yamazaki et al. May 2007 A1
20070096224 Takemura et al. May 2007 A1
20080061299 Takemura et al. Mar 2008 A1
20080230871 Yamazaki et al. Sep 2008 A1
20080246039 Zhang Oct 2008 A1
20090014724 Yamazaki et al. Jan 2009 A1
20090072235 Zhang et al. Mar 2009 A1
20090200611 Takemura et al. Aug 2009 A1
20100025688 Murakami et al. Feb 2010 A1
20100285661 Murakami et al. Nov 2010 A1
Foreign Referenced Citations (98)
Number Date Country
0556484 Aug 1993 EP
0603866 Jun 1994 EP
0680082 Nov 1995 EP
0878840 Nov 1998 EP
1031873 Aug 2000 EP
1122773 Aug 2001 EP
1128430 Aug 2001 EP
1128439 Aug 2001 EP
1148553 Oct 2001 EP
1566837 Aug 2005 EP
55-041703 Mar 1980 JP
56-081973 Jul 1981 JP
56-111258 Sep 1981 JP
57-058363 Apr 1982 JP
57-104218 Jun 1982 JP
58-037967 Mar 1983 JP
58-197761 Nov 1983 JP
60-136259 Jul 1985 JP
60-202931 Oct 1985 JP
61-220341 Sep 1986 JP
62-084562 Apr 1987 JP
62-274729 Nov 1987 JP
63-314862 Dec 1988 JP
64-054762 Mar 1989 JP
01-156725 Jun 1989 JP
02-025024 Jan 1990 JP
02-039541 Feb 1990 JP
02-044769 Feb 1990 JP
02-100024 Apr 1990 JP
02-159730 Jun 1990 JP
02-214152 Aug 1990 JP
02-234134 Sep 1990 JP
03-020046 Jan 1991 JP
03-095938 Apr 1991 JP
03-095939 Apr 1991 JP
03-126921 May 1991 JP
03-280018 Dec 1991 JP
03-280420 Dec 1991 JP
04-139828 May 1992 JP
04-142740 May 1992 JP
04-155834 May 1992 JP
04-180219 Jun 1992 JP
04-196328 Jul 1992 JP
04-239731 Aug 1992 JP
04-299566 Oct 1992 JP
04-358129 Dec 1992 JP
05-055581 Mar 1993 JP
05-055582 Mar 1993 JP
05-082442 Apr 1993 JP
05-114724 May 1993 JP
05-226364 Sep 1993 JP
05-232515 Sep 1993 JP
05-249478 Sep 1993 JP
05-259458 Oct 1993 JP
05-275373 Oct 1993 JP
05-299581 Nov 1993 JP
06-067210 Mar 1994 JP
06-130414 May 1994 JP
06-169086 Jun 1994 JP
06-232160 Aug 1994 JP
06-242433 Sep 1994 JP
06-267210 Sep 1994 JP
06-267982 Sep 1994 JP
06-291314 Oct 1994 JP
06-308531 Nov 1994 JP
06-337436 Dec 1994 JP
06-338612 Dec 1994 JP
07-056190 Mar 1995 JP
07-273191 Oct 1995 JP
07-335756 Dec 1995 JP
08-152651 Jun 1996 JP
08-181214 Jul 1996 JP
08-203876 Aug 1996 JP
10-039334 Feb 1998 JP
10-048668 Feb 1998 JP
10-056182 Feb 1998 JP
10-068972 Mar 1998 JP
10-307305 Nov 1998 JP
11-103069 Apr 1999 JP
11-183929 Jul 1999 JP
11-345981 Dec 1999 JP
2000-312007 Nov 2000 JP
2001-189462 Jul 2001 JP
2001-223267 Aug 2001 JP
2001-313397 Nov 2001 JP
2001-318622 Nov 2001 JP
2001-318628 Nov 2001 JP
2001-356711 Dec 2001 JP
2002-006777 Jan 2002 JP
2002-026331 Jan 2002 JP
2003-017273 Jan 2003 JP
1992-0010788 Jun 1992 KR
285751 Sep 1996 TW
354855 Mar 1999 TW
408246 Oct 2000 TW
I255974 Jun 2006 TW
WO-9214268 Aug 1992 WO
WO-03038533 May 2003 WO
Non-Patent Literature Citations (8)
Entry
Office Action (U.S. Appl. No. 12/533,669) Dated Dec. 23, 2010.
Notice of Allowance (U.S. Appl. No. 12/840,349) Dated Jan. 27, 2011.
Okuyama.K et al., “Water-Relatated Threshold Voltage Instability of Polysilicon TFTS”, IEDM 93: Technical Digest of International Electron Devices Meeting, Dec. 5, 1993, pp. 527-530.
Bonnel.M et al., “Si Poly TFT's With Low Off-Current for Flat Panel Displays”, Eurodisplay '93 : The 13th International Display Research Conference, 1993, pp. 199-202.
Shimoyama.N et al., “30P-ZM-3 Increased Hot-Carrier Degradation Due to Water in TeOs/O3-Oxide”, Extended Abstracts (The 39th Spring Meeting, 1992); The Japan Society of Applied Physics and Related Societies, Mar. 28, 1992, No. 2, p. 723.
Shimoyama.N et al., “30P-ZM-4 Increased Hot-Carrier Degradation Due to Water in TeOs/O3-Oxide(2)-Water Blocking Effect of an ECr—SiO2 Film Under TeOs/O3-Oxide and Improvement of Hot-Carrier Tolerance”, Extended Abstracts (The 39th Spring Meeting, 1992); The Japan Society of Applied Physics and Related Societies, Mar. 28, 1992, No. 2, p. 723.
Search Report (U.S. Appl. No. 92/108,032) Dated Jan. 14, 2008.
Office Action (U.S. Appl. No. 10/400,427) Dated Oct. 20, 2004.
Related Publications (1)
Number Date Country
20160322400 A1 Nov 2016 US
Divisions (2)
Number Date Country
Parent 12840350 Jul 2010 US
Child 13396625 US
Parent 10407184 Apr 2003 US
Child 11196251 US
Continuations (7)
Number Date Country
Parent 14801098 Jul 2015 US
Child 15207191 US
Parent 14582242 Dec 2014 US
Child 14801098 US
Parent 14133820 Dec 2013 US
Child 14582242 US
Parent 13957870 Aug 2013 US
Child 14133820 US
Parent 13396625 Feb 2012 US
Child 13957870 US
Parent 12533669 Jul 2009 US
Child 12840350 US
Parent 11196251 Aug 2005 US
Child 12533669 US