1. Field
The invention herein disclosed generally relates to semiconductor processing systems in a vacuum environment, and specifically relates to configurations of handling and process chambers for semiconductor processing in a vacuum environment.
2. Description of the Related Art
In a conventional semiconductor manufacturing system, a number of different process modules are interconnected within a vacuum or other environment and controlled to collectively process semiconductor wafers for various uses. The complexity of these manufacturing systems continues to grow both due to the increased complexity of processing larger wafers with smaller features, and due to the increasing possibilities for using a single system for several different end-to-end processes, as described for example in commonly-owned U.S. application Ser. No. 11/679,829 filed on Feb. 27, 2007. As the complexity of a fabrication system grows, it becomes increasingly difficult to schedule resources within the system in a manner that maintains good utilization of all the various process modules. While a part of this difficulty flows from the complexity of the processing recipe itself, another part of the difficulty comes from the differences in processing time for various processing steps. The generally high acquisition and operating costs of production semiconductor vacuum processing systems dictate high utilization of the handling, processing, and other modules within the systems.
Within a family of similar semiconductor products, or within a range of families within a technology, at least some of the processing steps may be commonly applied to all wafers. However, because of the unique processing requirements to achieve the final semiconductor device, sharing common processing steps may be very difficult with fixed processing systems. While it may be possible to share these common process steps by configuring them as separate machines, every machine-to-machine transfer imposes time delays and risks of contamination As a result, duplication of equipment, and the resulting underutilization of the equipment, is a common challenge with semiconductor vacuum processing operation in a semiconductor fabrication facility.
There remains a need for process modules adapted to current semiconductor manufacturing needs, and in particular, for process modules that can help to balance load, increase throughput, and improve utilization within complex processing systems.
A variety of process modules are described for use in semiconductor manufacturing processes.
In one aspect, a device disclosed herein includes a single entry shaped and sized for passage of a single wafer; an interior chamber adapted to hold a plurality of wafers in a side-by-side configuration; a slot valve operable to selectively isolate the interior chamber; and a tool for processing the plurality of wafers within the interior chamber.
The plurality of wafers may consist of two wafers. The two wafers may be equidistant from the single entry. The two wafers may be in line with the single entry. The plurality of wafers may consist of three entries. The plurality of wafers may be arranged in a triangle. The device may include a wafer handler within the interior chamber, the wafer handler rotatable to position one of the plurality of wafers nearest to the single entry. The tool may process one of the plurality of wafers at a time. The device may include a single robotic arm adapted to place or retrieve any one of the plurality of wafers within the interior chamber.
In another aspect, a device disclosed herein includes an interior chamber adapted to hold a plurality of wafers; a first entry to the interior chamber shaped and size for passage of a single wafer and selectively isolated with a first slot valve; a second entry to the interior chamber shaped and size for passage of a single wafer and selectively isolated with a second slot valve; and a tool for processing the plurality of wafers within the interior chamber.
The first entry and the second entry may be positioned for access by two robotic arms positioned for a robot-to-robot hand off. The first entry and the second entry may be positioned for access by two robotic arms having center axes spaced apart by less than twice a wafer diameter. The first entry and the second entry may be positioned for access by two adjacent robotic arms positioned for hand off using a buffer location. The device may include two robotic arms, each one of the robotic arms positioned to access one of the first and second entries, and the robotic arms operable to concurrently place at least two wafers into the interior chamber substantially simultaneously. The device may include two robotic arms and a buffer sharing a common isolation environment, each one of the robotic arms positioned to access one of the first and second entries and adapted to transfer one of the plurality of wafers to the other one of the robotic arms using the buffer. The device may include a third entry to the interior chamber shaped and size for passage of a single wafer and selectively isolated with a third slot valve.
In another aspect, a device disclosed herein includes an entry shaped and size for passage of at least one wafer, the entry having a width substantially larger than the diameter of the at least one wafer; an interior chamber adapted to hold a plurality of wafers; a slot valve operable to selectively isolate the interior of the chamber; and a tool for processing the plurality of wafers within the interior chamber.
The entry may be adapted to accommodate linear access by a robot to a plurality of wafers within the interior chamber. The entry may have a width at least twice the diameter of one of the plurality of wafers.
In another aspect, a device disclosed herein includes a first entry shaped and sized for passage of a wafer; a first interior accessible through the first entry; a first slot valve operable to selectively isolate the first interior; a second entry shaped and sized for passage of the wafer; a second interior accessible through the second entry; and a second slot valve operable to selectively isolate the second interior.
The device may include a robotic arm adapted to access the first interior and the second interior. The robotic arm may include a four-link SCARA arm. The device may include two robotic arms, including a first robotic arm adapted to access the first interior and a second robotic arm adapted to access the second interior. The first robotic arm and the second robotic arm may be separated by a buffer station. The first interior may include a vacuum sub-chamber adapted for independent processing of wafers. The second interior may include a second vacuum sub-chamber having a different processing tool than the first interior. The second interior may be separated from the first interior by a wall. The first entry and the second entry may be substantially coplanar. The first entry may form a first plane angled to a second plane formed by the first entry. The device may include a robotic arm adapted to access the first entry and the second entry, wherein the first plane and the second plane are substantially normal to a line through a center axis of the robotic arm. The device may include a third entry shaped and sized for passage of a wafer, a third interior accessible through the third entry, and a third slot valve operable to selectively isolate the third interior.
In another aspect, a device disclosed herein includes a first entry shaped and sized for passage of a wafer; an interior chamber adapted to hold a wafer; a second entry shaped and sized for passage of the wafer, the second entry on an opposing side of the interior chamber from the first entry; a slot valve at each of the first and second entries, the slot valves operable to selectively isolate the interior chamber; and a tool for processing the wafer within the interior chamber.
The devices disclosed herein may be combined in various ways within a semiconductor fabrication system, for example to form fabrication facilities adapted to balance processing load among relatively fast and relatively slow processes, or between processes amenable to batch processing and processes that are dedicated to a single wafer.
In one aspect, a system disclosed herein includes a plurality of process modules coupled together to form a vacuum environment, the plurality of process modules including at least one process module selected from the group consisting of an in-line process module, a dual-entry process module, and a wide-entry process module; one or more robot handlers within the vacuum environment adapted to transfer wafers among the plurality of process modules; and at least one load lock adapted to transfer wafers between the vacuum environment and an external environment.
The system may include at least one multi-wafer process module having an entry shaped and sized for passage of a single wafer.
These and other systems, methods, objects, features, and advantages of the present invention will be apparent to those skilled in the art from the following detailed description of the preferred embodiment and the drawings. All documents mentioned herein are hereby incorporated in their entirety by reference.
The invention and the following detailed description of certain embodiments thereof may be understood by reference to the following figures:
Wafers 102 may be moved from atmosphere to the vacuum environment through the load lock 112 for processing by the process modules 108. It will be understood that, while the following description is generally directed to wafers, a variety of other objects may be handled within the system 100 including a production wafer, a test wafer, a cleaning wafer, a calibration wafer, or the like, as well as other substrates (such as for reticles, magnetic heads, flat panels, and the like), including square or rectangular substrates, that might usefully be processed in a vacuum or other controlled environment. All such workpieces are intended to fall within the scope of the term “wafer” as used herein unless a different meaning is explicitly provided or otherwise clear from the context.
The transfer robots 104, which may include robotic arms and the like, move wafers within the vacuum environment such as between process modules, or to and from the load lock 112.
The process modules 108 may include any process modules suitable for use in a semiconductor manufacturing process. In general, a process module 108 includes at least one tool for processing a wafer 102, such as tools for epitaxy, chemical vapor deposition, physical vapor deposition, etching, plasma processing, lithography, plating, cleaning, spin coating, and so forth. In general, the particular tool or tools provided by a module 108 are not important to the systems and methods disclosed herein, except to the extent that particular processes or tools have physical configuration requirements that constrain the module design 108 or wafer handling. Thus, in the following description, references to a tool or process module will be understood to refer to any tool or process module suitable for use in a semiconductor manufacturing process unless a different meaning is explicitly provided or otherwise clear from the context.
Various process modules 108 will be described below. By way of example and not limitation, the process modules 108 may have various widths, such as a standard width, a doublewide width, a stretched width, or the like. The width may be selected to accommodate other system components, such as two side-by-side transfer robot modules, two transfer robot modules separated by a buffer module, two transfer robot modules separated by a transfer station, or the like. It will be understood that the width may instead be selected to accommodate more robots, such as three robots, four robots, or more, either with or without buffers and/or transfer stations. In addition, a process module 108 may accommodate a plurality of vacuum sub-chamber modules within the process module 108, where access to the vacuum sub-chamber modules may be from a plurality of transfer robot modules through a plurality of isolation valves. Vacuum sub-chamber modules may also accommodate single wafers or groups of wafers. Each sub-chamber module may be individually controlled, to accommodate different processes running in different vacuum sub-chamber modules.
A number of buffer modules 110 may be employed in the system 100 to temporarily store wafers 102, or facilitate transfer of wafers 102 between robots 104. Buffer modules 110 may be placed adjacent to a transfer robot module 104, between two transfer robot modules 104, between a transfer robot module 104 and an equipment front-end module (“EFEM”), between a plurality of robots 104 associated with modules, or the like. The buffer module 110 may hold a plurality of wafers 102, and the wafers 102 in the buffer module 110 may be accessed individually or in batches. The buffer module 110 may also offer storage for a plurality of wafers 102 by incorporating a work piece elevator, or multi-level shelving (with suitable corresponding robotics). Wafers 102 may undergo a process step while in the buffer module 110, such as heating, cooling, cleaning, testing, metrology, marking, handling, alignment, or the like.
The load lock 112 permits movement of wafers 102 into and out of the vacuum environment. In general, a vacuum system evacuates the load lock 112 before opening to a vacuum environment in the interior of the system, and vents the load lock 112 before opening to an exterior environment such as the atmosphere. The system 100 may include a number of load locks at different locations, such as at the front of the system, back of the system, middle of the system, and the like. There may be a number of load locks 112 associated with one location within the system, such as multiple load locks 112 located at the front of the linear processing system. In addition, front-end load locks 112 may have a dedicated robot and isolation valve associated with them for machine assisted loading and unloading of the system. These systems, which may include EFEMs, front opening unified pods (“FOUPs”), and the like, are used to control wafer movement of wafers into and out of the vacuum processing environment.
The isolation valves 114 are generally employed to isolate process modules during processing, or to otherwise isolate a portion of the vacuum environment from other interior regions. Isolation valves 114 may be placed between other components to temporarily isolate the environments of the system 100, such as the interior chambers of process modules 108 during wafer processing. An isolation valve 114 may open and close, and provide a vacuum seal when closed. Isolation valves 114 may have a variety of sizes, and may control entrances that are serviced by one or more robots. A number of isolation valves 114 are described in greater detail below.
Other components may be included in the system 100. For example, the system 100 may include a scanning electron microscope module, an ion implantation module, a flow through module, a multifunction module, a thermal bypass module, a vacuum extension module, a storage module, a transfer module, a metrology module, a heating or cooling station, or any other process module or the like. In addition these modules may be vertically stacked, such as two load locks stacked one on top of the other, two process modules stacked one on top of the other, or the like.
It will be understood that, while
In general the size of the entry 206 would be only wide enough and tall enough to accommodate a single wafer 204, along with an end effector and any other portions of the robot that must pass into the interior during handling. This size may be optimized by having the robot 208 move wafers straight through a center of the entry 206, which advantageously conserves valuable volume within the vacuum environment. However, it will be understood that the size of the wafer 204 may vary. For example, while 300 mm is a conventional size for current wafers, new standards for semiconductor manufacturing provide for wafers over 400 mm in size. Thus it will be understood that the shape and size of components (and voids) designed for wafer handling may vary, and one skilled in the art would understand how to adapt components such as the entry 206 to particular wafer dimensions. In other embodiments, the entry 206 may be positioned and sized to provide a straight-line path from the wafer's position within the module 202 and the wafer's position when at a center 210 of a chamber 212 housing the robot 208. In other embodiments, the entry 206 may be positioned and sized to provide a straight-line path from the wafer's position within the module 202 and a center axis of the robot 208 (which will vary according to the type of robotic arm employed).
It will be understood that the embodiments of
In general, the embodiments depicted above may be further expanded to incorporate additional processing modules and transfer robot modules. The following figures illustrate a number of layouts using the process modules described above.
A linear process module 2106 may also be provided. This configuration may be particularly useful in high-throughput processes so that a bottleneck is avoided at either entry to or exit from the vacuum environment. In addition, the linear process module 2106 may be simultaneously or nearly simultaneously loaded from one entry while being unloaded from the other entry.
Several automated training applications have been developed, but they may involve running the robotic arm into a physical obstacle such as a wall or edge. This approach has significant downsides to it: physically touching the robot to an obstacle risks damage to either the robot or the obstacle, for example many robot end effectors are constructed using ceramic materials that are brittle, but that are able to withstand very high wafer temperatures. Similarly, inside many process modules there objects that are very fragile and easily damaged. Furthermore, it may not be possible to employ these auto-training procedures with certain materials, such as a wafer 31008 present on the robot end effector. Moreover, the determination of vertical position is more difficult because upward or downward force on the arm caused by running into an obstacle is much more difficult to detect.
In the systems described herein, a series of sensors 35002-35010 may include horizontal sensors 35004-35010 and vertical sensors 35002. This combination of sensors 35002-35010 may allow detection, for example through optical beam breaking, of either a robotic end effector, arm, or a handled object. The vertical sensor 35002 may be placed slightly outside the area of the wafer 31008 when the robotic arm 35018 is in a retracted position. The vertical sensor 35002 may also, or instead, be placed in a location such as a point 35012 within the wafer that is centered in front of the entrance opening and covered by the wafer when the robot is fully retracted. In this position the sensor may be able to tell the robotic controller that it has successfully picked up a wafer 31008 from a peripheral module.
Horizontal sensors 35004-35010 may also be advantageously employed. In vacuum cluster tools, horizontal sensors 35004-35010 are sometimes impractical due to the large diameter of the vacuum chamber, which may make alignment of the horizontal sensors 35004-35010 more complicated. In the systems described above, the chamber size may be reduced significantly, thus may make it practical to include one or more horizontal sensors 35004-35010.
Additionally, during a subsequent rotation and movement, a second line segment “c-d” 37008, 37010 may be detected when the wafer 37001 edges pass through the sensor. Again, the midpoint between “c” 37008 and “d” 37010 should coincide with the center of the end effector, and may permit a measurement or confirmation of wafer centering.
The above method may allow the robot to detect the wafer 37001 as well as determine if the wafer 37001 is off-set from the expected location on the end effector.
The combination of horizontal and vertical sensors 35002-35010 may allow the system to be taught very rapidly using non-contact methods: the robotic arm and end effectors may be detected optically without the need for mechanical contact. Furthermore, the optical beams can be used during real-time wafer 37001 handling to verify that wafers 37001 are in the correct position during every wafer 37001 handling move.
In many instances it may be difficult or impossible to put instrumentation on an object 44014 used to train a robot, because the wires that are needed to power and communicate to the instruments and sensors interfere with proper robotic motion or with the environment that the robot moves through. By employing a wireless connection to the object, the problem of attached wires to the object may be resolved.
The object 44014 can be equipped with numerous sensors of different types and in different geometrically advantageous patterns. In the present example, the sensors 1 through 6 (44010) are laid out in a radius equal to the radius of the target object 44008. In embodiments these sensors are proximity sensors. By comparing the transient signals from the sensors 44010, for example sensor 1 and sensor 6, it can be determined if the object 44014 is approaching a target 44008 at the correct orientation. If the target 44008 is not approached correctly, one of the two sensors 44010 may show a premature trigger. By monitoring multiple sensors 44010, the system may determine if the object 44010 is properly centered above the target 44008 before affecting a handoff. The sensors 44010 can be arranged in any pattern according to, for example, efficiency of signal analysis or any other constraints. Radio frequency signals also advantageously operate in a vacuum environment.
It will be understood that, while specific modules and layouts are have been described in detail, these examples are not intended to be limiting, and all such variations and modifications as would be apparent to one of ordinary skill in the art are intended to fall within the scope of this disclosure. For example, while
Further, it should be understood that the devices disclosed herein may be combined in various ways within a semiconductor fabrication system, for example to form fabrication facilities adapted to balance processing load among relatively fast and relatively slow processes, or between processes amenable to batch processing and processes that are dedicated to a single wafer. Thus, while a number of specific combinations of modules are shown and described above, it will be appreciated that these combinations are provided by way of illustration and not by way of limitation, and that all combinations of the process modules disclosed herein that might usefully be employed in a semiconductor fabrication system are intended to fall within the scope of this disclosure.
More generally, it will be understood that, while various features of process modules are described herein by way of specific examples, that numerous combinations and variations of these features are possible and that, even where specific combinations are not illustrated or described in detail, all such combinations that might be usefully employed in a semiconductor manufacturing environment are intended to fall within the scope of this disclosure.
This application is a continuation-in-part of U.S. application Ser. No. 11/679,829 filed on Feb. 27, 2007, which claims the benefit of U.S. Prov. App. No. 60/777,443 filed on Feb. 27, 2006, and is a continuation-in-part of U.S. application Ser. No. 10/985,834 filed on Nov. 10, 2004 which claims the benefit of U.S. Prov. App. No. 60/518,823 filed on Nov. 10, 2003 and U.S. Prov. App. No. 60/607,649 filed on Sep. 7, 2004. This application also claims the benefit of the following U.S. applications: U.S. Prov. App. No. 60/779,684 filed on Mar. 5, 2006; U.S. Prov. App. No. 60/779,707 filed on Mar. 5, 2006; U.S. Prov. App. No. 60/779,478 filed on Mar. 5, 2006; U.S. Prov. App. No. 60/779,463 filed on Mar. 5, 2006; U.S. Prov. App. No. 60/779,609 filed on Mar. 5, 2006; U.S. Prov. App. No. 60/784,832 filed on Mar. 21, 2006; U.S. Prov. App. No. 60/746,163 filed on May 1, 2006; U.S. Prov. App. No. 60/807,189 filed on Jul. 12, 2006; and U.S. Prov. App. No. 60/823,454 filed on Aug. 24, 2006. All of the foregoing applications are commonly owned, and all of the foregoing applications are incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
4664578 | Kakehi | May 1987 | A |
4722298 | Rubin et al. | Feb 1988 | A |
5076205 | Vowles et al. | Dec 1991 | A |
5310410 | Begin et al. | May 1994 | A |
5405230 | Ono et al. | Apr 1995 | A |
5417537 | Miller | May 1995 | A |
5435683 | Oosawa et al. | Jul 1995 | A |
5483138 | Shmookler et al. | Jan 1996 | A |
5563798 | Berken et al. | Oct 1996 | A |
5609689 | Kato et al. | Mar 1997 | A |
5636960 | Hiraki et al. | Jun 1997 | A |
5695564 | Imahashi | Dec 1997 | A |
5706201 | Andrews | Jan 1998 | A |
5900105 | Toshima | May 1999 | A |
5917601 | Shimazaki et al. | Jun 1999 | A |
5944857 | Edwards et al. | Aug 1999 | A |
5980194 | Freerks et al. | Nov 1999 | A |
6045315 | Azumano et al. | Apr 2000 | A |
6053687 | Kirkpatrick et al. | Apr 2000 | A |
6053980 | Suda et al. | Apr 2000 | A |
6079927 | Muka | Jun 2000 | A |
6082950 | Altwood et al. | Jul 2000 | A |
6105454 | Bacchi et al. | Aug 2000 | A |
6149367 | Begin | Nov 2000 | A |
6198074 | Savas | Mar 2001 | B1 |
6224312 | Sundar | May 2001 | B1 |
6235634 | White et al. | May 2001 | B1 |
6312525 | Bright et al. | Nov 2001 | B1 |
6315512 | Tabrizi et al. | Nov 2001 | B1 |
6339730 | Matsushima | Jan 2002 | B1 |
6405101 | Johanson et al. | Jun 2002 | B1 |
6440261 | Tepman et al. | Aug 2002 | B1 |
6502054 | Mooring et al. | Dec 2002 | B1 |
6503365 | Kim et al. | Jan 2003 | B1 |
6516244 | Yoo et al. | Feb 2003 | B1 |
6519504 | Soraoka et al. | Feb 2003 | B1 |
6549825 | Kurata | Apr 2003 | B2 |
6697517 | Hunter | Feb 2004 | B1 |
6707545 | Hunter | Mar 2004 | B1 |
6721045 | Hunter | Apr 2004 | B1 |
6742977 | Okayama et al. | Jun 2004 | B1 |
6742980 | Sasaki | Jun 2004 | B2 |
6788935 | McKenna et al. | Sep 2004 | B1 |
6813032 | Hunter | Nov 2004 | B1 |
6827788 | Takahashi | Dec 2004 | B2 |
6845292 | Sha et al. | Jan 2005 | B2 |
6856858 | Kurita | Feb 2005 | B2 |
6979165 | Larson et al. | Dec 2005 | B2 |
7012684 | Hunter | Mar 2006 | B1 |
7198448 | Ozawa et al. | Apr 2007 | B2 |
7331751 | Tamura | Feb 2008 | B2 |
7387484 | Ho et al. | Jun 2008 | B2 |
7422406 | Van der Meulen | Sep 2008 | B2 |
7599691 | Mitchell | Oct 2009 | B1 |
7622006 | Ishizawa et al. | Nov 2009 | B2 |
7905960 | Choi et al. | Mar 2011 | B2 |
7959395 | Hofmeister et al. | Jun 2011 | B2 |
20010002358 | Hempel et al. | May 2001 | A1 |
20010048867 | Lebar et al. | Dec 2001 | A1 |
20020131848 | Kurata | Sep 2002 | A1 |
20020192056 | Reimer et al. | Dec 2002 | A1 |
20030035705 | Johnson | Feb 2003 | A1 |
20030088530 | Ramanan | May 2003 | A1 |
20030131458 | Wang et al. | Jul 2003 | A1 |
20030168173 | Tamura | Sep 2003 | A1 |
20040013497 | Shirai | Jan 2004 | A1 |
20040069225 | Fairbairn et al. | Apr 2004 | A1 |
20040105737 | Ozawa et al. | Jun 2004 | A1 |
20040221871 | Fletcher et al. | Nov 2004 | A1 |
20050113976 | van der Meulen | May 2005 | A1 |
20050118000 | Kasai et al. | Jun 2005 | A1 |
20060241813 | Babu et al. | Oct 2006 | A1 |
20060246683 | Pan et al. | Nov 2006 | A1 |
20070071581 | Gilchrist et al. | Mar 2007 | A1 |
20070073430 | Govind et al. | Mar 2007 | A1 |
20070093430 | Chen et al. | Apr 2007 | A1 |
20070147979 | Rice et al. | Jun 2007 | A1 |
20080147333 | van der Meulen et al. | Jun 2008 | A1 |
Number | Date | Country |
---|---|---|
506045 | Sep 1992 | EP |
0 597 637 | May 1994 | EP |
597637 | May 1994 | EP |
Entry |
---|
Office Action of U.S. Appl. No. 11/867,854 mailed Sep. 18, 2008. |
Office Action of U.S. Appl. No. 11/876,865 mailed Sep. 18, 2008. |
Office Action of U.S. Appl. No. 11/876,869 mailed Jun. 20. 2012. |
Office Action of U.S. Appl. No. 11/876,876 mailed Dec. 27, 2010. |
Office Action of U.S. Appl. No. 11/876,886 mailed Sep. 19, 2009. |
Office Action of U.S. Appl. No. 11/876,887 mailed Sep. 19, 2008. |
Office Action of U.S. Appl. No. 11/876,902 mailed Apr. 3, 2012. |
Office Action of U.S. Appl. No. 11/876,904 mailed Jul. 28, 2008. |
Office Action of U.S. Appl. No. 11/876,910 mailed Jul. 3, 2008. |
Office Action of U.S. Appl. No. 11/876,915 mailed Dec. 2, 2011. |
Number | Date | Country | |
---|---|---|---|
20080219812 A1 | Sep 2008 | US |
Number | Date | Country | |
---|---|---|---|
60779684 | Mar 2006 | US | |
60779707 | Mar 2006 | US | |
60779478 | Mar 2006 | US | |
60779463 | Mar 2006 | US | |
60779609 | Mar 2006 | US | |
60784832 | Mar 2006 | US | |
60746163 | May 2006 | US | |
60807189 | Jul 2006 | US | |
60823454 | Aug 2006 | US | |
60777443 | Feb 2006 | US | |
60518823 | Nov 2003 | US | |
60607649 | Sep 2004 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 11681978 | Mar 2007 | US |
Child | 11876896 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 11679829 | Feb 2007 | US |
Child | 11681978 | US | |
Parent | 10985834 | Nov 2004 | US |
Child | 11679829 | US |