Claims
- 1. A one-time programmable read only memory cell useful in a memory array comprising:a MOS field effect transistor having a gate, a gate oxide underlying the gate, and first and second doped semiconductor regions underlying both the gate dielectric and the gate in a spaced apart relationship to define a channel region therebetween; a MOS data storage element having a conductive structure, an ultra-thin oxide underlying the conductive structure, and a first doped semiconductor region underlying both the ultra-thin oxide and the conductive structure, the first doped semiconductor region of the MOS data storage element being coupled to the first doped semiconductor region of the MOS field effect transistor, said ultra-thin oxide and said gate oxide formed using the same manufacturing process at the same time; a select line segment coupled to the gate of the MOS field effect transistor; a first access line segment coupled to the second doped semiconductor region of the MOS field effect transistor; and a second access line segment coupled to the conductive structure of the MOS data storage element.
- 2. The memory cell of claim 1 wherein each of the MOS data storage elements comprises an inversion-enabled region underlying both the ultra-thin oxide and the conductive structure and adjacent to the first doped region of the MOS data storage element.
- 3. The memory cell of claim 1 wherein each of the MOS data storage elements comprises a second doped region underlying both the ultra-thin dielectric and the conductive structure and integrated with the first doped region of the MOS data storage element.
- 4. The memory cell of claim 1 wherein the gate oxide of the MOS field effect transistors is thicker than the ultra-thin oxide of the MOS data storage elements.
- 5. A one-time programmable memory cell useful in a memory array having select and access lines, the memory cell comprising a select transistor coupled in series with a data storage element between two access lines, the select transistor further having a gate coupled to one of the select lines and a gate oxide, and the data storage element comprising an ultra-thin oxide for physical storage of data, said ultra-thin oxide formed at the same time and using the same process as said gate oxide.
- 6. The memory cell of claim 5 wherein the data storage element is a MOS half-transistor.
- 7. The memory cell of claim 5 wherein the data storage element is a capacitor.
- 8. A memory array comprising a plurality of row lines, a plurality of column lines, at least one shared line, and a plurality of memory cells at respective crosspoints of the row lines and column lines in the memory, each of the memory cells comprising a select transistor coupled in series with a data storage element between one of the column lines and one of the at least one shared line, the select transistor further having a gate coupled to one of the row lines and the data storage element using an ultra-thin oxide for physical storage of data.
- 9. The memory array of claim 8 wherein the data storage element is a capacitor.
- 10. The memory array of claim 9 wherein the ultra-thin oxide of said capacitor is formed from the same process as a gate oxide of said select transistor.
- 11. The memory array of claim 8 wherein said ultra-thin oxide is less than 50 angstroms thick.
RELATED APPLICATIONS AND PRIORITY CLAIM
This application is a continuation of U.S. patent application Ser. No. 10/024,327, filed on Dec. 17, 2001, now U.S. Pat. No. 6,667,902, which is a continuation-in-part of U.S. patent application Ser. No. 09/955,641, filed Sep. 18, 2001, entitled “SEMICONDUCTOR MEMORY CELL AND MEMORY ARRAY USING A BREAKDOWN PHENOMENA IN AN ULTRA-THIN DIELECTRIC,” each of which are hereby incorporated by reference in their entirety.
US Referenced Citations (64)
Foreign Referenced Citations (2)
Number |
Date |
Country |
0 295 935 |
Dec 1988 |
EP |
61292295 |
Dec 1986 |
JP |
Non-Patent Literature Citations (6)
Entry |
DeGraaf, C., et al, A Novel High-Density Low-Cost Diode Programmable Read Only Memory, IEEE, 1996. |
Miranda, Enrique et al; Analytic Modeling of Leakage Current Through Multiple Breakdown Paths in SiO2 Films; 39th Annual International Reliability Physics Symposium; Orlando, FL 2001. |
Lombardo, S. et al; Softening of Breakdown in Ultra-Thin Gate Oxide nMOSFET's at Low Inversion Layer Density; 39th Annual International Reliability Physics Symposium; Orlando, FL 2001. |
Wu, E.W. et al; Voltage-Dependent Voltage-Acceleration of Oxide Breakdown for Ultra-Thin Oxides; IEEE, 2000. |
Rasras, Mahmoud et al; Substrate Hole Current Origin After Oxide Breakdown; IEEE, 2000. |
Sune, Jordi et al; Post Soft Breakdown Conduction in SiO2 Gate Oxides; IEEE, 2000. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
10/024327 |
Dec 2001 |
US |
Child |
10/639041 |
|
US |
Continuation in Parts (1)
|
Number |
Date |
Country |
Parent |
09/955641 |
Sep 2001 |
US |
Child |
10/024327 |
|
US |