Number | Date | Country | Kind |
---|---|---|---|
11-243211 | Aug 1999 | JP |
Number | Name | Date | Kind |
---|---|---|---|
5287312 | Okamura et al. | Feb 1994 | A |
5357193 | Tanaka et al. | Oct 1994 | A |
5381373 | Ohsawa | Jan 1995 | A |
5856951 | Arimoto et al. | Jan 1999 | A |
6038183 | Tsukude | Mar 2000 | A |
6052324 | Tobita | Apr 2000 | A |
6064621 | Tanizaki et al. | May 2000 | A |
6151244 | Fujino et al. | Nov 2000 | A |
6222774 | Tanzawa et al. | Apr 2001 | B1 |
6230280 | Okasaka | May 2001 | B1 |
6297624 | Mitsui et al. | Oct 2001 | B1 |
6310815 | Yamagata et al. | Oct 2001 | B1 |
6333879 | Kato et al. | Dec 2001 | B1 |
Number | Date | Country |
---|---|---|
6-28893 | Feb 1994 | JP |
6-325597 | Nov 1994 | JP |
10-199298 | Jul 1998 | JP |
Entry |
---|
Tomita et al., “A 62-ns 16mb cmos eprom with voltage stress relaxation technique” Ieee Journal of solid-state circuits vol. 26 No. 11 11/99 p. 1593-1599.* |
“Flexible Test Mode Design for DRAM Characterization”, H. Wong et al., 1996 Symposium on VLSI Circuits Digest of Technical Papers, pp. 194-195. |