Chiang et al., "Defects Study on Spin on Glass Planarization Technology", V-MIC Conference, 6/87, pp. 404-412. |
Schiltz, "Advantages of Using Spin-On-Glass Layer in Interconnection Dielectric Planarization", Microelectronic Engineering 5(1986); pp. 413-421. |
Gupta et al., "Interlevel Dielectric Planarization with Spin-On-Glass Films"; V-MIC Conference; Jun. 1986; pp. 506-515. |
Yen et al.; "Process Integration with Spin-On-Glass Sandwich as an Intermetal Dielectric Layer for 1.2 Micrometer CMOS DLM Process"; V-MIC Conference; Jun. 13-14, 1988; pp. 85-94. |
Forester et al.; "SOG Planarization for Polysilicon and First Metal Interconnect in a One Micron CMOS Process"; V-MIC Confer.; 6/88; pp. 72-79. |
Nishida et al.; "Multilevel Interconnection for Half-Micron ULSI's"; V-MIC Conference; 6/1988; pp. 19-25. |