Showerhead electrode

Information

  • Patent Grant
  • 8206506
  • Patent Number
    8,206,506
  • Date Filed
    Monday, July 7, 2008
    15 years ago
  • Date Issued
    Tuesday, June 26, 2012
    12 years ago
Abstract
A showerhead electrode includes inner and outer steps at an outer periphery thereof, the outer step cooperating with a clamp ring which mechanically attaches the electrode to a backing plate.
Description
FIELD OF THE INVENTION

The invention relates to a showerhead electrode used as an upper electrode in a plasma processing chamber in which semiconductor components can be manufactured.


SUMMARY

A showerhead electrode used as an upper electrode of a capacitively coupled plasma processing chamber comprises a circular plate having a plasma exposed surface on a lower face thereof and a mounting surface on an upper face thereof. The lower face includes inner and outer steps at an outer periphery of the plate. The inner step has a smaller diameter than the outer step and the outer step is located between the inner step and the mounting surface. The outer step is configured to mate with an inwardly extending flange of a clamp ring and the inner step is configured to mate with an inner step of an outer electrode which surrounds the showerhead electrode such that an inner tapered surface of the outer electrode extends from the outer edge of the plasma exposed surface. The mounting surface includes a plurality of alignment pin recesses configured to receive alignment pins arranged in a pattern matching alignment pin holes in a backing plate against which the plate is held by the clamp ring and the plate includes process gas outlets arranged in a pattern matching gas supply holes in the backing plate.





BRIEF DESCRIPTION OF THE DRAWINGS


FIGS. 1A-D show details of the showerhead electrode wherein FIG. 1A shows a front planar view showing the plasma exposed surface of the electrode 504 with the 13 rows of gas holes, FIG. 1B shows a front planar view of the upper face 522 with the 13 rows of gas holes and 6 pin holes 520, FIG. 1C shows a side view with the inner step closest to the plasma exposed surface and the outer step closest to the upper face of the electrode, and FIG. 1D shows an enlarged view of detail D of FIG. 1C.





DETAILED DESCRIPTION

The fabrication of an integrated circuit chip typically begins with a thin, polished slice of high-purity, single-crystal semiconductor material substrate (such as silicon or germanium) called a “wafer.” Each wafer is subjected to a sequence of physical and chemical processing steps that form the various circuit structures on the wafer. During the fabrication process, various types of thin films may be deposited on the wafer using various techniques such as thermal oxidation to produce silicon dioxide films, chemical vapor deposition to produce silicon, silicon dioxide, and silicon nitride films, and sputtering or other techniques to produce other metal films.


After depositing a film on the semiconductor wafer, the unique electrical properties of semiconductors are produced by substituting selected impurities into the semiconductor crystal lattice using a process called doping. The doped silicon wafer may then be uniformly coated with a thin layer of photosensitive, or radiation sensitive material, called a “resist.” Small geometric patterns defining the electron paths in the circuit may then be transferred onto the resist using a process known as lithography. During the lithographic process, the integrated circuit pattern may be drawn on a glass plate called a “mask” and then optically reduced, projected, and transferred onto the photosensitive coating.


The lithographed resist pattern is then transferred onto the underlying crystalline surface of the semiconductor material through a process known as etching. Vacuum processing chambers are generally used for etching and chemical vapor deposition (CVD) of materials on substrates by supplying an etching or deposition gas to the vacuum chamber and application of a radio frequency (RF) field to the gas to energize the gas into a plasma state.


A reactive ion etching system typically consists of an etching chamber with an upper electrode or anode and a lower electrode or cathode positioned therein. The cathode is negatively biased with respect to the anode and the container walls. The wafer to be etched is covered by a suitable mask and placed directly on the cathode. A chemically reactive gas such as CF4, CHF3, CClF3, HBr, Cl2 and SF6 or mixtures thereof with O2, N2, He or Ar is introduced into the etching chamber and maintained at a pressure which is typically in the millitorr range. The upper electrode is provided with gas hole(s), which permit the gas to be uniformly dispersed through the electrode into the chamber. The electric field established between the anode and the cathode will dissociate the reactive gas forming plasma. The surface of the wafer is etched by chemical interaction with the active ions and by momentum transfer of the ions striking the surface of the wafer. The electric field created by the electrodes will attract the ions to the cathode, causing the ions to strike the surface in a predominantly vertical direction so that the process produces well-defined vertically etched sidewalls. The etching reactor electrodes may often be fabricated by bonding two or more dissimilar members with mechanically compliant and/or thermally conductive adhesives, allowing for a multiplicity of function.



FIGS. 1A-D show details of showerhead electrode 504. The electrode 504 is preferably a plate of high purity (less than 10 ppm impurities) low resistivity (0.005 to 0.02 ohm-cm) single crystal silicon with alignment pin holes 520 in an upper face (mounting surface) 522 which receive alignment pins 524 and steps in an outer edge 526 which mate with a clamp ring (not shown) and an inner lip of an outer electrode (not shown). Gas holes 528 of suitable diameter and/or configuration (e.g., 0.017 inch diameter holes) extend from the upper face to the lower face (plasma exposed surface) 530 and can be arranged in any suitable pattern. In the embodiment shown, the gas holes are arranged in 13 circumferentially extending rows with 4 gas holes in the first row located about 0.25 inch from the center of the electrode, 10 gas holes in the second row located about 0.7 inch from the center, 20 gas holes in the third row located about 1.25 inches from the center, 26 gas holes in the fourth row located about 1.95 inches from the center, 30 gas holes in the fifth row located about 2.3 inches from the center, 36 gas holes in the sixth row located about 2.7 inches from the center, 40 gas holes in the seventh row located about 3.05 inches from the center, 52 gas holes in the eighth row located about 3.75 inches from the center, 58 gas holes in the ninth row located about 4.1 inches from the center, 62 gas holes in the tenth row located about 4.5 inches from the center, 70 gas holes in the eleventh row located about 5.2 inches from the center, 74 gas holes in the twelfth row located about 5.45 inches from the center and 80 holes in the thirteenth row located about 5.75 inches from the center.


The upper face of the electrode includes 6 alignment pin holes 520 with 3 pin holes near the center and 3 pin holes near the outer edge of the electrode. The pin holes can have diameters of about 0.116 inch. The 3 central pin holes are radially aligned and include a pin hole about 0.160 inch deep at the center of the electrode and 2 pin holes about 0.200 inch deep located about 1.6 inches from the center pin hole at locations between the third and fourth row of gas holes. The outer pin holes are about 0.100 inch deep and include one pin hole radially aligned with the central pin holes about 6 inches from the center pin hole and two other pin holes offset 97.5° and 170° therefrom with the second and the third outer pin holes the same distance from the center pin hole but offset 92.5° from each other.


The outer steps include an inner step 532 and an outer step 534 machined into the silicon plate so as to extend completely around the silicon plate. In a preferred embodiment, the silicon plate has a thickness of about 0.400 inch and an outer diameter of about 12.560 inch, the inner step 532 has an inner diameter of about 12.004 inches, an outer diameter of about 12.135 inch and extends about 0.13 inch into the plasma exposed surface 530 and the outer step 534 has an inner diameter of about 12.135 inches and an outer diameter of about 12.560 inches and extends about 0.24 inch into the plasma exposed surface 530. The inner step 532 has a vertical surface 532a about 0.13 inch long and a horizontal surface 532b about 0.065 inch long and the outer step 534 has a vertical surface 534a about 0.11 inch long and a horizontal surface 534b about 0.218 inch long.



FIG. 1A shows a front planar view showing the plasma exposed surface 530 of the electrode 504 with the 13 rows of gas holes. FIG. 1B shows a front planar view of the upper face 522 with the 13 rows of gas holes and 6 pin holes 520. FIG. 1C shows a side view with the inner step closest to the plasma exposed surface and the outer step closest to the upper face of the electrode. FIG. 1D shows an enlarged view of detail D of FIG. 1C showing the inner and outer steps with 6 rounded corners provided at the outer edge of the upper face 522, the outer edge of the lower face 530 and transitions between the horizontal and vertical surfaces 532a, 532b, 534a, 534b with corners of each other and the upper and lower faces 522, 530 (e.g., rounded with a 0.025 inch radius).


While the invention has been described in detail with reference to specific embodiments thereof, it will be apparent to those skilled in the art that various changes and modifications can be made, and equivalents employed, without departing from the scope of the appended claims.

Claims
  • 1. A showerhead electrode for use as an upper electrode of a capacitively coupled plasma processing chamber, comprising: a circular plate having a plasma exposed surface on a lower face thereof, a mounting surface on an upper face thereof, the lower face including inner and outer steps at an outer periphery of the plate;the inner step having a smaller diameter than the outer step and the outer step being located between the inner step and the mounting surface, the outer step including a horizontal surface which extends inwardly from the outer periphery and the inner step including a horizontal surface which extends inwardly from the outer step;the mounting surface including a plurality of alignment pin recesses;the plate including process gas outlets arranged in a pattern, the gas outlets communicating with gas passages extending between the upper and lower faces;wherein the outer step includes a horizontal surface which extends inwardly from the outer periphery by a first distance, the inner step includes a horizontal surface which extends inward from the outer step by a second distance, the first distance being at least two times larger than the second distance and wherein the first and the second distances are no greater than 0.28 inch;wherein the plate has parallel upper and lower faces with a thickness between the upper and lower faces of no greater than 0.5 inch, the horizontal surface of the outer step is spaced from the upper face by a first vertical distance, the horizontal surface of the inner step is spaced from the lower face by a second vertical distance, and the horizontal surface of the outer step is separated from the horizontal surface of the inner step by a third distance, the first vertical distance being greater than the second vertical distance and the second vertical distance being greater than the third vertical distance.
  • 2. The electrode of claim 1, wherein the alignment pin recesses include a center pin recess, at least one intermediate pin recess on opposite sides of the center pin recess, and a plurality of pin recesses circumferentially spaced apart in an outer zone of the upper face overlying the inner and outer steps.
  • 3. The electrode of claim 1, wherein the plate is of single crystal silicon.
  • 4. The electrode of claim 3, wherein the single crystal silicon has less than 10 ppm impurities and a resistivity of 0.005 to 0.02 ohm-cm.
  • 5. The electrode of claim 1, wherein the gas outlets are arranged in a pattern of circumferential rows.
  • 6. The electrode of claim 5, wherein the pattern of gas outlets includes 13 circumferential rows arranged in groups of 3 or 4 rows with radial distances between adjacent rows of each group smaller than radial distances separating adjacent groups of rows.
  • 7. The electrode of claim 6, wherein the pattern of gas outlets includes a first group of 3 circumferential rows, a second group of 4 circumferential rows, a third group of 3 circumferential rows and a fourth group of 3 circumferential rows.
  • 8. The electrode of claim 5, wherein the pattern of circumferential rows includes a first row of 4 holes located about 0.25 inch from a center of the plate, a second row of 10 holes located about 0.7 inch from the center, a third row of 20 holes located about 1.25 inches from the center, a fourth row of 26 holes located about 1.95 inches from the center, a fifth row of 30 holes located about 2.3 inches from the center, a sixth row of 36 holes located about 2.7 inches from the center, a seventh row of 40 holes located about 3.05 inches from the center, an eighth row of 52 holes located about 3.75 inches from the center, a ninth row of 58 holes located about 4.1 inches from the center, a tenth row of 62 holes located about 4.5 inches from the center, an eleventh row of 70 holes located about 5.2 inches from the center, a twelfth row of 74 holes located about 5.45 inches from the center, and a thirteenth row of 80 holes located about 5.75 inches from the center.
  • 9. The electrode of claim 1, wherein the plate has a thickness of about 0.4 inch and an outer diameter of about 12.56 inches.
  • 10. The electrode of claim 9, wherein the alignment pin recesses include a center pin hole at a center of the plate, two pin holes about 1.6 inches from the center pin hole, and three outer pin holes about 6 inches from the center pin hole, the three outer pin holes being arranged such that a first outer pin hole is offset by 97.5° and 170° from second and third outer pin holes and the second and third outer pin holes are offset by 92.5° from each other.
  • 11. The electrode of claim 9, wherein the inner step has an inner diameter of about 12 inches, an outer diameter of about 12.135 inches, and extends about 0.13 inch into the plasma exposed surface.
  • 12. The electrode of claim 11, wherein the outer step has an inner diameter of about 12.135 inches, an outer diameter of about 12.56 inches, and extends about 0.24 inch into the plasma exposed surface.
  • 13. The electrode of claim 9, wherein the inner step has a horizontal surface about 0.065 inch long and the outer step has a horizontal surface about 0.218 inch long.
US Referenced Citations (133)
Number Name Date Kind
4585920 Hoog et al. Apr 1986 A
4612077 Tracy et al. Sep 1986 A
4908095 Kagatsume et al. Mar 1990 A
5074456 Degner et al. Dec 1991 A
5200016 Namose Apr 1993 A
5356515 Tahara et al. Oct 1994 A
5423936 Tomita et al. Jun 1995 A
D363464 Fukasawa Oct 1995 S
5500256 Watabe et al. Mar 1996 A
5534751 Lenz et al. Jul 1996 A
5569356 Lenz et al. Oct 1996 A
5589002 Su Dec 1996 A
5590975 Horntvedt Jan 1997 A
5593540 Tomita et al. Jan 1997 A
5624498 Lee et al. Apr 1997 A
5740009 Pu et al. Apr 1998 A
5746875 Maydan et al. May 1998 A
5766364 Ishida et al. Jun 1998 A
5792269 Deacon et al. Aug 1998 A
D411516 Imafuku et al. Jun 1999 S
D412513 Ooyabu Aug 1999 S
5959409 Dornfest et al. Sep 1999 A
5993597 Saito et al. Nov 1999 A
5997649 Hillman Dec 1999 A
D420022 Burkhart et al. Feb 2000 S
6024799 Chen et al. Feb 2000 A
6036782 Tanaka et al. Mar 2000 A
6039836 Dhindsa et al. Mar 2000 A
6050216 Szapucki et al. Apr 2000 A
6050506 Guo et al. Apr 2000 A
D425919 Burkhart et al. May 2000 S
6079356 Umotoy et al. Jun 2000 A
6086710 Miyashita et al. Jul 2000 A
6110287 Arai et al. Aug 2000 A
6110556 Bang et al. Aug 2000 A
6132512 Horie et al. Oct 2000 A
6170432 Szapucki et al. Jan 2001 B1
6173673 Golovato et al. Jan 2001 B1
6200415 Maraschin Mar 2001 B1
6206972 Dunham Mar 2001 B1
D441348 Todd et al. May 2001 S
6228208 Lill et al. May 2001 B1
6237528 Szapucki et al. May 2001 B1
6302964 Umotoy et al. Oct 2001 B1
6368450 Hayashi Apr 2002 B2
6389677 Lenz May 2002 B1
6432261 Watanabe et al. Aug 2002 B2
6444037 Frankel et al. Sep 2002 B1
6461435 Littau et al. Oct 2002 B1
6477980 White et al. Nov 2002 B1
6495233 Shmurun et al. Dec 2002 B1
6506686 Masuda et al. Jan 2003 B2
6550126 Szettella et al. Apr 2003 B1
6553932 Liu et al. Apr 2003 B2
6558506 Freeman et al. May 2003 B1
6586886 Katz et al. Jul 2003 B1
6653734 Flanner et al. Nov 2003 B2
6723202 Nagaiwa et al. Apr 2004 B2
D490450 Hayashi et al. May 2004 S
6753498 Sirkis et al. Jun 2004 B2
D493873 Hayashi Aug 2004 S
6786175 Dhindsa et al. Sep 2004 B2
6818096 Barnes et al. Nov 2004 B2
6827815 Hytros et al. Dec 2004 B2
6872258 Park et al. Mar 2005 B2
6899786 Senzaki et al. May 2005 B2
6936135 Antolik Aug 2005 B2
6942753 Choi et al. Sep 2005 B2
7083702 Blonigan et al. Aug 2006 B2
6391787 Dhindsa et al. Sep 2006 C1
7159537 Wickramanayaka et al. Jan 2007 B2
7166200 Saigusa et al. Jan 2007 B2
7196283 Buchberger, Jr. et al. Mar 2007 B2
7270713 Blonigan et al. Sep 2007 B2
7296534 Fink Nov 2007 B2
20010000104 Li et al. Apr 2001 A1
20020048963 Campbell et al. Apr 2002 A1
20020139479 Antolik Oct 2002 A1
20020179245 Masuda et al. Dec 2002 A1
20030127806 Belchuk Jul 2003 A1
20030185729 Ko et al. Oct 2003 A1
20040074609 Fischer et al. Apr 2004 A1
20040108301 Hao et al. Jun 2004 A1
20040173313 Beach Sep 2004 A1
20050056218 Sun et al. Mar 2005 A1
20050116427 Seidel et al. Jun 2005 A1
20050133160 Kennedy et al. Jun 2005 A1
20050150456 Senzaki et al. Jul 2005 A1
20050241765 Dhindsa et al. Nov 2005 A1
20050276928 Okumura et al. Dec 2005 A1
20060000803 Koshiishi et al. Jan 2006 A1
20060016559 Kobayashi et al. Jan 2006 A1
20060037701 Koshiishi et al. Feb 2006 A1
20060042754 Yoshida et al. Mar 2006 A1
20060043067 Kadkhodayan et al. Mar 2006 A1
20060066247 Koshiishi et al. Mar 2006 A1
20060075969 Fischer Apr 2006 A1
20060090704 Ide et al. May 2006 A1
20060108069 Gernert May 2006 A1
20060207502 Dhindsa et al. Sep 2006 A1
20060236934 Choi et al. Oct 2006 A1
20060283551 Son Dec 2006 A1
20060283552 Rogers Dec 2006 A1
20070032081 Chang et al. Feb 2007 A1
20070044716 Tetsuka et al. Mar 2007 A1
20070068629 Shih et al. Mar 2007 A1
20070131350 Ricci et al. Jun 2007 A1
20070137573 Kholodenko et al. Jun 2007 A1
20070181868 Fujiwara et al. Aug 2007 A1
20070187038 Ren et al. Aug 2007 A1
20070215580 Koshiishi et al. Sep 2007 A1
20070235660 Hudson Oct 2007 A1
20070284045 Fischer et al. Dec 2007 A1
20070284246 Keii et al. Dec 2007 A1
20080087641 La Llera et al. Apr 2008 A1
20080090417 La Llera et al. Apr 2008 A1
20080092920 Shih et al. Apr 2008 A1
20080099120 Larson et al. May 2008 A1
20080141941 Augustino et al. Jun 2008 A1
20080227301 Fang et al. Sep 2008 A1
20080308228 Stevenson et al. Dec 2008 A1
20080308229 Patrick et al. Dec 2008 A1
20090081878 Dhindsa Mar 2009 A1
20090095220 Meinhold et al. Apr 2009 A1
20090095424 Bettencourt et al. Apr 2009 A1
20090163034 Larson et al. Jun 2009 A1
20090223932 Hida et al. Sep 2009 A1
20090236040 Patrick et al. Sep 2009 A1
20100003824 Kadkhodayan et al. Jan 2010 A1
20100003829 Patrick et al. Jan 2010 A1
20100038033 Hardin et al. Feb 2010 A1
20100252197 Kadkhodayan et al. Oct 2010 A1
20100261354 Bettencourt et al. Oct 2010 A1
Foreign Referenced Citations (6)
Number Date Country
56-087667 Jul 1981 JP
07-066180 Mar 1995 JP
09-013172 Jan 1997 JP
09-245994 Sep 1997 JP
2001-085398 Mar 2001 JP
WO2009114175 Sep 2009 WO
Related Publications (1)
Number Date Country
20100000683 A1 Jan 2010 US