Bauer et al., "A Mutilevel-Cell 32Mb Flash Memory," 1995 IEEE ISSCC, Feb. 16, 1995, pp. 132-133 & 351. |
Atsumi et al., "A 16-Mb Flash EEPROM with a New Self-Data-Refresh Scheme for a Sector Erase Operation," IEEE J. Solid-State Circuits (1995) 29:461-469. |
Shirota et al., "A new Programming Method and Cell Architecture and for Multi-Level Nand Flash Memories," The 14th Annual IEEE Nonvolatile Semiconductor Memory Workshop, Aug. 1995, pp. 2.7. |
Jung et al., "A 3.3V 128Mb Multi-Level Nand Flash Memory for Mass Storage Applications," 1996 IEEE ISSCC, Feb. 8, 1996, pp. 32-33 & 412. |
Ohkawa et al., "A 98mm 3.3V 64Mb Flash Memory wiht FN-NOR Type 4-level Cell, " 1996 IEEE ISSCC, Feb. 8, 1996, pp. 36-37 & 413. |
Horiguchi et al., "An Experimental Large-Capacity Semiconductor File Memory using 16-Levels/Cells Storage," IEEE J. Solid-State Circuits (1988) 23:27-33. |
Bergemont et al., "NOR Virtual Ground (NVG)--A New Scaling Concept for Very High Density Flash EEPROM and its Implementation in a 0.5um Process," IEDM, Dec. 3-8, 1993, pp. 15-18. |
Kim et al., "A Novel Dual String NOR (DuSNOR) Memory Cell Technology Scalable to the 256 Mbit and 6 Gbit Flash Memories," IEDM, Dec. 10-13, 1995, pp. 263-266. |
Yamauchi et al., "A New Cell Stucture for Sub-quarter Micron High Density Flash Memory," IEDM, Dec. 10-13, 1995, pp. 267-270. |
Kirisawa et al., "A NAND Structured Cell with a New Programming Technology for Highly Reliable 5V-only Flash EEPROM," 1990 Symposium on VLSI Technology, Jun. 4-7, 1990, pp. 129-130. |
Kobayashi et al., "Memory Array Architecture and Decoding Scheme for 3 V Only Sector Erasable Dinor Flash Memory," IEEE J. Solid-State Circuits (1994) 29:454-460. |
Kato et al., "Read-Disturb Degradation Mechanism Mechanism due to Electron Trapping in the Tunnel Oxide for Low-Voltage Flash Memories," IEDM, Dec. 11-14, 1994, pp. 45-48. |
Onoda et al., "A Novel Cell Structure Suitable for a 3 Volt Operation, Sector Erase Flash Memory," IEDM, Dec. 13-16, 1992, pp. 599-602. |
Baglee et al., "The Effects of Write/Erase Cycling on Data Loss in EEPROMs," IEDM, Dec. 1-4, 1985, pp. 624-626. |
Peng et al., "Flash EPROM Endurance Simulation Using Physics-Based Models," IEDM, Dec. 11-14, 1994, pp. 295-298. |
Verma et al., "Reliabiltiy Performance of ETOX Based Flash Memories," 1988 IEEE International Reliability Physics Symposium, Apr. 11-13, 1988, pp. 158-166. |
Ong et al., "Erratic Erase in ETOX Flash Memory Array," 1993 VLSI Symposium on Technology, May 17-19, 1993, pp. 83-84. |
Cappelletti et al., "Failure Mechanisms of Flash Cell in Program/Erase Cycling," IEDM, Dec. 11-14, 1994, pp. 291-294. |
Naruke et al., "Stress Induced Leakage Current Limiting to Scale Down EEPROM Tunnel Oxide Thickness," IEDM, Dec. 11-14, 1988, pp. 424-427. |