The present invention relates to image sensors, and more particularly to an image sensor that is packaged in a manner that reduces induced stress.
Silicon wafers are hard, brittle and stable. However, a silicon wafer is only stable before it is processed to form integrated circuits thereon (e.g. doping, processing, thinning, having layers of material/structure added to it, etc.). After that, the wafer will become unstable, can warp severely especially when the wafer is very thin and has unbalanced structural support, making the wafer extremely frail and susceptible to mechanical stress damage.
As the wafer diameter gets larger to enhance productivity/efficiency and chips get thinner to meet the requirements for heat dissipation, die stacking, reduced electrical resistance and low profile devices, such thin chips on large wafers will suffer ever-greater magnitude of stresses than ever before. These mechanical stress issues are especially severe for image sensor wafers (i.e. wafer on which image sensors are formed). The active side of an image sensor wafer has layers of material and structures formed thereon, which can include passivation, low-k dielectric layers, microlenses, color filters, conductive circuits, optical enhancements, light shielding, etc. These layers and structures not only make the silicon wafer unstable, they themselves are even more susceptible to the same mechanical stress and can become damaged.
Additionally, the active side of an image sensor wafer can be encapsulated with a protective substrate, which includes stand offs (dam) structures to space it from the wafer. The stand offs are bonded to the surface layer and introduce mechanical stress to the surface layer, together with the buildup of enormous amounts of mechanical stress during wafer thinning and dicing steps, which can cause cracking, delamination and many other defects on the surface layers and/or silicon substrate.
It is known in the art to make a pre-cut (partial dicing) to avert/release mechanical stress build up. Processing such as Dice Before Grinding (DBG) includes making a partial cut into the silicon wafer, thinning the other side of the wafer, using plasma etch to relieve stress build up in the wafer, and then making the final singulation cut. However, a limitation of DBG processing or similar processing is that such processing is for non-packaged semiconductor silicon wafers. What is needed is a method and structure for mechanical stresses relief that is compatible with and is part of the Wafer Level Packaging (WLP) process (i.e. packaging of the integrated circuits before wafer singulation).
The aforementioned problems and needs are addressed by a sensor package that includes a first substrate with opposing first and second surfaces, a plurality of photo detectors formed on or under the first surface of the first substrate and configured to generate one or more signals in response to light incident on the first surface of the first substrate, a plurality of contact pads formed at the first surface of the first substrate and which are electrically coupled to the plurality of photo detectors, a plurality of holes each formed into the second surface of the first substrate and extending through the first substrate to one of the contact pads, and conductive leads each extending from one of the contact pads, through one of the plurality of holes, and along the second surface of the first substrate. The conductive leads are insulated from the first substrate. One or more trenches are formed into a periphery portion of the first substrate each extending from the second surface to the first surface. Insulation material covers sidewalls of the one or more trenches.
A method of forming a sensor package includes providing a sensor chip that includes a first substrate with opposing first and second surfaces, a plurality of photo detectors formed on or under the first surface of the first substrate and configured to generate one or more signals in response to light incident on the first surface of the first substrate, and a plurality of contact pads formed at the first surface of the first substrate and which are electrically coupled to the plurality of photo detectors. A plurality of holes are formed into the second surface of the first substrate, wherein each of the plurality of holes extends through the first substrate and to one of the contact pads. A plurality of conductive leads are formed each extending from one of the contact pads, through one of the plurality of holes, and along the second surface of the first substrate. One or more trenches are formed into a periphery portion of the first substrate each extending from the second surface to the first surface. Insulation material is formed that covers sidewalls of the one or more trenches.
A method of forming a plurality of sensor packages includes providing a sensor chip that includes a first substrate with opposing first and second surfaces, and a plurality of sensors formed thereon, wherein each sensor includes a plurality of photo detectors formed on or under the first surface of the first substrate and configured to generate one or more signals in response to light incident on the first surface of the first substrate, and a plurality of contact pads formed at the first surface of the first substrate and which are electrically coupled to the plurality of photo detectors. A plurality of holes are formed into the second surface of the first substrate, wherein each of the plurality of holes extends through the first substrate and to one of the contact pads. A plurality of conductive leads are formed each extending from one of the contact pads, through one of the plurality of holes, and along the second surface of the first substrate. A dam structure is formed on the first surface of the first substrate and around but not over the plurality of photo detectors. A second substrate is formed on the dam structure, wherein the second substrate extends over the plurality of photo detectors, and wherein the dam structure and the second substrate form a sealed cavity over the plurality of photo detectors for each of the sensors. One or more trenches are formed into the first substrate at a periphery portion of each of the sensors extending from the second surface, to the first surface, and into the dam structure. Insulation material is formed that covers sidewalls of the one or more trenches. The first substrate is singulated into separate die at the trenches, wherein each die includes one of the sensors.
Other objects and features of the present invention will become apparent by a review of the specification, claims and appended figures.
The present invention is a sensor package with steeping features on the sides of the package. The steeping feature is the result of making a pre-cut from the backside of the sensor wafer (e.g., image sensor, light sensor, biometric sensor, etc.) instead of from the front side (active side). The steeping feature is encapsulated by a layer of encapsulant so that no silicon and/or passivation layers are exposed to the external elements. The bond pads of the image sensor are rerouted to the backside of the image sensor where interconnect bumps are formed. The front side of the image sensor is encapsulated by a permanent protective substrate using a dam structure that forms a cavity over the sensor active area.
The image sensor 1 preferably includes a surface layer 18 that can include passivation, a low-k dielectric layer, microlenses and color filters 20, conductive circuits, optical enhancements, light shielding, etc. The image sensor wafer containing many image sensors 22 (each with its own photodiodes, circuit layers, bond pads, and surface layer) as shown in
The sensor active area is encapsulated by a permanent protective substrate 24 mounted to the substrate by a dam structure 26. The protective substrate 24 is preferably optically transparent. The dam 26 is preferably formed on the optically transparent material by deposition of polymer material and selective removal of the polymer material. Adhesive is applied to the dam 26, which is then bonded to the image sensor wafer. The dam 26 and substrate 24 form a sealed cavity 28 over the active area of the image sensor 22, as shown in
Portions of the silicon on the backside of the image sensor wafer substrate 10 are selectively removed at a scribe line 30 separating the image sensors 22 (forming trenches 32 that extend at least partially through substrate 10 and via holes 34 that extend through the substrate 10 to expose bond pads 12), as shown in
A mechanical dicer or laser is used to extend the trenches 32/32a through the surface layer(s) 18 and partially into the dam 26 (i.e. extending the trenches entirely through the silicon wafer and surface layer(s) and partially into the dam along the scribe line 30), as shown in
A layer of silicon dioxide, silicon nitride or any other appropriate passivation/isolation layer 36 can be conformably deposited over the backside of the silicon wafer using methods such as physical vapor deposition (PVD) or by spin/spray coating system. The passivation/isolation layer 36 is formed or selectively etched so that it lines trenches 32 and holes 34 except that the bond pads 18 are left exposed at the ends of the via holes 34, as shown in
Conductive material is deposited over the passivation layer 36 using physical vapor deposition and plating or any other appropriate conductive layer deposition methods. The conductive layer can be a stack of titanium, copper, nickel and gold or any other appropriate conductive material. The conductive layer is selectively removed using photolithography and etching processes, leaving conductive leads 38 of the conductive material that each extend from one of the bond pads 12, along the via hole sidewall, and along the backside surface of the substrate 10, so as to electrically reroute the bond pad 12 to the backside of the image sensor through the via hole 34, as shown in
Encapsulant 40 is deposited over the backside of the substrate 10 covering the wafer backside and filling trenches 32 and holes 34. The encapsulant can be a polymer or other dielectric material. The encapsulant is selectively removed using a photolithography process to expose selective portions 38a of the conductive leads 38 (referred to as rerouted contact pads), as shown in
Electrical interconnects 42 are formed on the rerouted contact pads 38a. Electrical interconnects 42 can be ball grid array (BGA), plated bump, conductive adhesive bump, gold stud bump or any other appropriate interconnection methods. Preferably, the interconnect bumps are solder ball grid array. Wafer level dicing/singulation of components through the scribe lines that run through trenches 32 is then done using mechanical blade dicing equipment or any other appropriate processes, which extends through the encapsulation 40, part of the dam 26 and the transparent substrate 24. This singulation involves no cutting through the silicon substrate, and only partially through the dam 26, as shown in
The final singulated die sensor package is shown in
It is to be understood that the present invention is not necessary limited to the embodiment(s) described above and illustrated herein, but encompasses any and all variations falling within the scope of the claims. For example, the dam structure can be omitted, whereby the cavity is formed into the bottom surface of the protective substrate by etching of the substrate material. References to the present invention herein are not intended to limit the scope of any claim or claim term, but instead merely make reference to one or more features that may be covered by one or more claims. Materials, processes and numerical examples described above are exemplary only, and should not be deemed to limit any eventual claims. Further, not all method steps need be performed in the exact order illustrated, but rather in any order that allows the proper formation of the packaged image sensor. Lastly, single layers of material could be formed as multiple layers of such or similar materials, and vice versa.
It should be noted that, as used herein, the terms “over” and “on” both inclusively include “directly on” (no intermediate materials, elements or space disposed therebetween) and “indirectly on” (intermediate materials, elements or space disposed therebetween).
Likewise, the term “adjacent” includes “directly adjacent” (no intermediate materials, elements or space disposed therebetween) and “indirectly adjacent” (intermediate materials, elements or space disposed there between), “mounted to” includes “directly mounted to” (no intermediate materials, elements or space disposed there between) and “indirectly mounted to” (intermediate materials, elements or spaced disposed there between), and “electrically coupled” includes “directly electrically coupled to” (no intermediate materials or elements there between that electrically connect the elements together) and “indirectly electrically coupled to” (intermediate materials or elements there between that electrically connect the elements together). For example, forming an element “over a substrate” can include forming the element directly on the substrate with no intermediate materials/elements therebetween, as well as forming the element indirectly on the substrate with one or more intermediate materials/elements therebetween.
This application claims the benefit of U.S. Provisional Application No. 62/120,255 filed Feb. 24, 2015, and which is incorporated herein by reference.
Number | Name | Date | Kind |
---|---|---|---|
6166784 | Murata et al. | Dec 2000 | A |
6759718 | Prior | Jul 2004 | B2 |
6777767 | Badehi | Aug 2004 | B2 |
6972480 | Zilber et al. | Dec 2005 | B2 |
7033664 | Zilber et al. | Apr 2006 | B2 |
7157742 | Badehi | Jan 2007 | B2 |
7160478 | Leib et al. | Jan 2007 | B2 |
7192796 | Zilber et al. | Mar 2007 | B2 |
7265440 | Zilber et al. | Sep 2007 | B2 |
7495341 | Zilber et al. | Feb 2009 | B2 |
7573547 | Palmateer et al. | Aug 2009 | B2 |
7642629 | Zilber et al. | Jan 2010 | B2 |
7683975 | Kageyama | Mar 2010 | B2 |
7859033 | Brady | Dec 2010 | B2 |
7986178 | Lynch | Jul 2011 | B2 |
8455969 | Nabe et al. | Jun 2013 | B2 |
8637949 | Uekawa | Jan 2014 | B2 |
8860152 | Cherian et al. | Oct 2014 | B2 |
8890268 | Huang et al. | Nov 2014 | B2 |
20040251525 | Zilber | Dec 2004 | A1 |
20050104179 | Zilber | May 2005 | A1 |
20050205977 | Zilber | Sep 2005 | A1 |
20050225877 | Tang | Oct 2005 | A1 |
20070138498 | Zilber | Jun 2007 | A1 |
20070190691 | Humpston | Aug 2007 | A1 |
20070190747 | Humpston | Aug 2007 | A1 |
20070268417 | Kato et al. | Nov 2007 | A1 |
20070279365 | Kageyama | Dec 2007 | A1 |
20070279539 | Suzuki et al. | Dec 2007 | A1 |
20080012115 | Zilber | Jan 2008 | A1 |
20080017879 | Zilber | Jan 2008 | A1 |
20080083976 | Haba | Apr 2008 | A1 |
20080083977 | Haba | Apr 2008 | A1 |
20080088756 | Tseng et al. | Apr 2008 | A1 |
20080099900 | Oganesian | May 2008 | A1 |
20080099907 | Oganesian | May 2008 | A1 |
20080116544 | Grinman | May 2008 | A1 |
20080116545 | Grinman | May 2008 | A1 |
20080150121 | Oganesian | Jun 2008 | A1 |
20080225404 | Tang | Sep 2008 | A1 |
20080239136 | Kanai et al. | Oct 2008 | A1 |
20080246136 | Haba et al. | Oct 2008 | A1 |
20090021823 | Heim et al. | Jan 2009 | A1 |
20090115047 | Haba | May 2009 | A1 |
20090128922 | Justis et al. | May 2009 | A1 |
20090160065 | Haba | Jun 2009 | A1 |
20090212381 | Crisp | Aug 2009 | A1 |
20100053407 | Crisp | Mar 2010 | A1 |
20100225006 | Haba | Sep 2010 | A1 |
20100230812 | Oganesian | Sep 2010 | A1 |
20100237452 | Hagiwara et al. | Sep 2010 | A1 |
20110012259 | Grinman | Jan 2011 | A1 |
20110031629 | Haba | Feb 2011 | A1 |
20110033979 | Haba | Feb 2011 | A1 |
20110049696 | Haba | Mar 2011 | A1 |
20110187007 | Haba | Aug 2011 | A1 |
20110210413 | Huang | Sep 2011 | A1 |
20120018863 | Oganesian | Jan 2012 | A1 |
20120018868 | Oganesian | Jan 2012 | A1 |
20120018893 | Oganesian | Jan 2012 | A1 |
20120018894 | Oganesian | Jan 2012 | A1 |
20120018895 | Oganesian | Jan 2012 | A1 |
20120020026 | Oganesian | Jan 2012 | A1 |
20120068327 | Oganesian | Mar 2012 | A1 |
20120068330 | Oganesian | Mar 2012 | A1 |
20120068351 | Oganesian | Mar 2012 | A1 |
20120068352 | Oganesian et al. | Mar 2012 | A1 |
Number | Date | Country |
---|---|---|
2009290033 | Dec 2009 | JP |
200625660 | Jul 2006 | TW |
200834840 | Aug 2008 | TW |
201117346 | May 2011 | TW |
201129860 | Sep 2011 | TW |
201219978 | May 2012 | TW |
Entry |
---|
U.S. Appl. No. 13/157,193, filed Jun. 9, 2011, Oganesian, Vage. |
U.S. Appl. No. 13/157,202, filed Jun. 9, 2011, Oganesian, Vage. |
U.S. Appl. No. 13/157,207, filed Jun. 9, 2011, Oganesian, Vage. |
U.S. Appl. No. 13/186,357, filed Jul. 19, 2011, Oganesian, Vage. |
U.S. Appl. No. 13/225,092, filed Sep. 2, 2011, Oganesian, Vage. |
U.S. Appl. No. 13/301,683, filed Nov. 21, 2011, Oganesian, Vage. |
U.S. Appl. No. 13/312,826, filed Dec. 6, 2011, Oganesian, Vage. |
U.S. Appl. No. 13/343,682, filed Jan. 4, 2012, Oganesian, Vage. |
U.S. Appl. No. 13/427,604, filed Mar. 22, 2012, Oganesian, Vage. |
U.S. Appl. No. 13/356,328, filed Jan. 23, 2012, Oganesian, Vage. |
U.S. Appl. No. 13/468,632, filed May 10, 2012, Oganesian, Vage. |
U.S. Appl. No. 13/423,045, filed Mar. 2012, Oganesian, Vage. |
U.S. Appl. No. 13/609,002, filed Sep. 2012, Oganesian, Vage. |
U.S. Appl. No. 14/201,154, filed Mar. 2014, V. Oganesian. |
Number | Date | Country | |
---|---|---|---|
20160247849 A1 | Aug 2016 | US |
Number | Date | Country | |
---|---|---|---|
62120255 | Feb 2015 | US |