Patent Grant
7752518
The invention is directed, in general, to built-in self-testing (BIST) and, more specifically, to a system and method for increasing the extent to which BIST can be carried out with respect to memory and circuitry.
Testing fabricated integrated circuits (ICs) to identify defects and determine proper operation has always been a difficult problem. IC manufacturers must detect and correct such defects before shipping large numbers of parts to customers to avoid a costly recall.
IC defects occur in two major categories. Design defects arise when the design of an IC is incapable of performing the function for which the IC is intended. ICs properly manufactured according to a defective design nonetheless function defectively. Design defects affect every IC until the design itself is changed. A manufacturing defect involves some fault in the manufacture of the IC and typically affects fewer than all parts manufactured. Such defects are corrected by identification and correction of the manufacturing fault.
Most IC manufacturers test ICs for proper function before shipping them to customers. With the increase in IC complexity this testing becomes increasingly difficult. Rather than rely on increasingly expensive external testing devices, many manufacturers have begun to test ICs using a technique called “built-in self-test” (BIST). BIST uses circuitry that co-exists on the same substrate as an IC to test the IC. When triggered either automatically in circuit operation or by an external test device, the BIST circuitry produces a set of test conditions that run on other, ordinary IC circuitry. Comparison of the state of the IC following test to an expected state indicates whether the IC passed the test. An example of such a test is writing to a read-write memory and recalling the data written. A match between the data written and the data read results in passing the test.
BIST typically involves other more complex tests and relies on an external test bus to report results to the external test device. Popular external test bus standards include the well-known Inter-Integrated Circuit, or I2C, bus. BIST is therefore a process of loading test instructions or data from the external test device to BIST circuitry via the external test bus, causing the BIST circuitry to conduct tests and reading test results via the external test bus.
While an external test bus provides satisfactory speeds for loading the test data and reading the test results, an improvement in testing speed, without sacrificing completeness or accuracy, is desired. What is needed in the art is a faster way to test an IC such that IC defects can be detected more effectively.
To address the above-discussed deficiencies of the prior art, one aspect of the invention provides an IC. In one embodiment, the IC includes: (1) an external test bus interface, (2) read-write memory coupled to the external test bus interface, (3) other circuitry and (4) BIST circuitry, coupled to the external test bus interface, the read-write memory and the other circuitry and configured to test the read-write memory to identify a good data block therein, store in a predetermined data block in the read-write memory multiple instances of a pointer to the good data block, conduct a test of at least the other circuitry and store at least some results of the test in the good data block.
Another aspect of the invention provides a method of testing an IC. In one embodiment, the method includes: (1) testing read-write memory in the IC to identify a good data block therein, (2) storing in a predetermined data block in the read-write memory multiple instances of a pointer to the good data block, (3) conducting a test of at least the other circuitry and (4) storing at least some results of the test in the good data block.
Yet another aspect of the invention provides a method of reading test results from an IC containing BIST circuitry. In one embodiment, the method includes: (1) gaining access to read-write memory in the IC via an external test bus interface thereof, (2) reading from a predetermined data block of the read-write memory multiple instances of a pointer to a good data block of the read-write memory, (3) analyzing the multiple instances to identify the good data block and (4) reading at least some results of a test of at least some other circuitry of the IC contained in the good data block.
The foregoing has outlined certain aspects and embodiments of the invention so that those skilled in the pertinent art may better understand the detailed description of the invention that follows. Additional aspects and embodiments will be described hereinafter that form the subject of the claims of the invention. Those skilled in the pertinent art should appreciate that they can readily use the disclosed aspects and embodiments as a basis for designing or modifying other structures for carrying out the same purposes of the invention. Those skilled in the pertinent art should also realize that such equivalent constructions do not depart from the scope of the invention.
For a more complete understanding of the invention, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
An external test bus 130 couples the external test device 110 to the IC 120 via an external test interface 125 that is part of the IC 120. The external test bus 130 may be, for example, an I2C bus, although the invention is not limited to a particular type of bus. The internal bus 124 is assumed to be capable of supporting a significantly higher data rate than the external test bus 130, which is almost always the case.
In the illustrated embodiment, the other circuitry to be tested 123 includes circuitry that carries out the functions an end-user ordinarily desires the IC 120 to perform over its life. In that capacity, the other circuitry to be tested 123 employs the read-write memory 122 to store instructions or data. The BIST circuitry 121, on the other hand, is intended to be employed only in testing during manufacturing of the IC 120. However, in other embodiments, the BIST circuitry 121 may be employed to test the IC 120 during later stages of the life of the IC 120.
As described above, BIST is a process of loading test instructions or data from the external test device 110 into the BIST circuitry 121 via the external test bus 130, causing the BIST circuitry 121 to conduct tests and store results in the read-write memory 122 and reading test results from the read-write memory 122 via the external test bus 130. To ensure completeness, it is necessary to test all three of the other circuitry to be tested 123, the read-write memory 122 and the internal bus 124.
Since the BIST circuitry 121 conducts the BIST and employs the read-write memory 122 to store test results, testing the BIST circuitry 121 and read-write memory 122 and confirming their proper operation before undertaking any BIST has been regarded as necessary. It has therefore been the practice to employ the external test device 110 and the external test bus 130 to test and confirm the BIST circuitry 121 and the entirety of the read-write memory 122 as good before undertaking BIST. Unfortunately, since the external test bus 130 is relatively slow, overall test speed is compromised.
An advantageous way to increase overall test speed is to increase the extent to which BIST can be performed on the read-write memory 122 such that use of the external test bus 130 can be reduced. It has been realized that the BIST circuitry 121, rather than the external test device 110, can be used to test and confirm as good the read-write memory 122. It has been further realized that it is not necessary to confirm as good the entirety of the read-write memory 122 before performing BIST on the remainder of the IC 120; it is only necessary to confirm as good a data block in the read-write memory 122 that is of sufficient size to contain the test results before further BIST can take place.
Therefore, once the external test device 110 has tested and confirmed as good the BIST circuitry 121, the BIST circuitry 121 can begin to test one data block after another in the read-write memory 122 with the goal of identifying a good data block therein. In the illustrated embodiment, the BIST circuitry 121 tests data blocks other than the lowest data block (the data block encompassing the lowest addresses). Assuming that the BIST circuitry 121 identifies a good data block, it then should disclose the identity of that good data block to the external test device 110.
Accordingly, the BIST circuitry 121 stores multiple instances of a pointer (i.e., an address) to the good data block in a predetermined data block (i.e., a data block that the external test device has been preconfigured to read) in the read-write memory 122. Multiple instances of the pointer allow the external test device 110 to analyze the instances such that it can still identify the good data block even if some of the instances of the pointer are corrupt (typically due to defects in the predetermined data block). Once the BIST circuitry 121 has stored the multiple instances of the pointer, it may then conduct at least one test of at least the other circuitry 123 and perhaps other data blocks in the read-write memory 122 and store at least some (and perhaps all) results of the at least one test in the good data block.
In the illustrated embodiment, the predetermined data block is the lowest data block, and the BIST circuitry 121 is configured to store in the lowest data block at least 20 instances of the pointer. Twenty is an arbitrary number; the BIST circuitry 121 may be configured to store 50, 100 or any other number of instances of the pointer. The larger the number of instances, the greater the likelihood that the external test device 110 correctly locates the good data block.
Turning briefly to
Returning to
In the illustrated embodiment, the external test device determines a mode of the multiple instances, the mode identifying said good data block. As those skilled in the pertinent art understand, a mode is a statistical measure of frequency. Given a set of data values (e.g., multiple instances of a pointer), the mode is the particular data value that has the greatest number of occurrences. Because manufacturing defects in read-write memory are likely to affect one or a small number of locations, one or a small number of pointers will be incorrect. It is therefore expected that the mode of the multiple occurrences of the pointer will in fact be the correct value of the pointer.
The external test device 110 may regard a mode that is merely a plurality of multiple instances (e.g., 8 of 20) as adequate to identify the good data block. In the illustrated embodiment, the external test device 110 regards only a mode that includes a majority of the multiple instances (e.g., 11 of 20) as adequate to identify the good data block. Of course, if the external test device 110 upon analysis determines the mode to be inadequate, it may regard the IC 120 as containing a manufacturing defect.
Those skilled in the pertinent art should understand that the invention is not limited to a modal analysis and indeed encompasses any statistical or other analysis that would yield the identity of the good data block.
The method of
Those skilled in the art to which the invention relates will appreciate that other and further additions, deletions, substitutions and modifications may be made to the described embodiments without departing from the scope of the invention.
| Number | Name | Date | Kind |
|---|---|---|---|
| 6011734 | Pappert | Jan 2000 | A |
| 20030167427 | Kraus et al. | Sep 2003 | A1 |
| 20040093540 | Adams et al. | May 2004 | A1 |
| 20040268198 | Ouellette et al. | Dec 2004 | A1 |
| 20060083085 | Ikegami | Apr 2006 | A1 |
| Number | Date | Country | |
|---|---|---|---|
| 20090204861 A1 | Aug 2009 | US |
