D.J.Hannaman et al., “Fault Chip Defect Characterization for Wafer Scale Integration,” Proc. IEEE 1990 Int 'l Conference on Microelectronic Test Structures, vol. 3, pp. 67-71.* |
H.R.Sayah et al., “Comb/Serpentine/Cross-Bridge Test Structure for Fabrication Process Evaluation,” 1988 IEEE Proc. on Microelectronic Test Structures, vol. 1, No. 1 pp. 23-28.* |
C.H.Stapper et al., “Integrated Circuit Yield Management and Yield Analysis: Development and Implementation,” IEEE Trans. on Semiconductor Manufacturing, vol. 8, No. 2, pp. 95-102.* |
Khare et al., “Extraction of Defect Characteristics for Yield Estimation Using the Double Bridge Test Structure”, VLSITSA, pp 428-432, 1991. |
Khare et al., “Yield Oriented Computer-Aided Defect Diagnosis”, IEEE Trans on Semiconductor Manufacturing, vol. 8, No. 2, pp 1950296, May 1995. |
Nurani et al., “In-Line Yield Prediction Methodologies Using Patterned Water Inspection Information” IEEE Trans on Semiconductor Manufacturing, vol. 11, No. 1, pp 40-47, Feb. 1998. |
Maly, W., “Modeling of Lithography Related Yield Losses for DAC of VSLI Circuits”, IEEE Trans on CAD, pp 161-177, July 1985. |
Nag and Maly, “Yield Estimation of VLSI Circuits”, TechCon90, Oct. 1990, San Jose, CA. |
Nag and Maly, “Hierarchical Extraction of Critical Area for Shorts in Very Large ICs”, Proc f IEEE International Workshop on Detect and Fault T lerance in VSLI Systems, IEEE Computer Society Press, pp 10-18, 1995. |
Bubel et al. “AFFCCA: A Tool for Critical Area Analysis with Circular Defects and Lithography Deformed Layout”, Proc of IEEE International Workshop on Detect and Fault Tolerance in VLSI Systems, IEEE Computer Society Press, pp. 19-27, 1995. |
Ouyang and Maly, Efficient Extraction of Critical Area in Large VLSI ICs, Proc IEEE International Symposium on Semiconductor Manufacturing, pp 301-304, 1996. |
Ouyang et al., “Extraction of Critical Area for Opens in Large VLSI Circuits”, Proc IEEE International Workshop on Defect and Fault Tolerance of VLSI Systems, pp 21-29, 1996. |
Maly, “Yield Models—Comparative Study”, Defect and Fault Tolerance in VLSI Systems, pp 15-31, 1990. |
Stapper, “Modeling of Integrated Circuit Defect Sensitivities”, IBM J. Res. Develop. vol. 27, No. 6, Nov. 1983. |
Khare et al., “Extraction of Defect Size Distribution in an IC Layer Using Test Structure Data” IEEE Trans on Semiconductor Manufacturing, vol. 7, No. 3, Aug. 1994. |