Claims
- 1. A transform processor system comprising:
- an input circuit generating a driving function signal;
- a memory storing a plurality of input points, each input point having a plurality of parameters;
- a coefficient processor generating transform coefficients in response to the driving function signal;
- a first transform processor coupled to the coefficient processor and to the memory and generating a first transformed point in response to a first one of the plurality of input points stored by the memory and in response to the transform coefficients;
- a second transform processor coupled to the coefficient processor and to the memory and generating a second transformed point in response to a second one of the plurality of input points stored by the memory and in response to the same transform coefficients as used for the generation of the first transform point; and
- an output circuit coupled to the first transform processor and to the second transform processor and generating transformed output signals in response to the first transformed point and the second transformed point.
- 2. A transform processor system as set forth in claim 1, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal.
- 3. A transform processor system as set forth in claim 1, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal and wherein the coefficient processor is an incremental coefficient processor generating the plurality of transform coefficients by incrementally processing the incremental driving function signal.
- 4. A transform processor system as set forth in claim 1, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal, wherein the coefficient processor is an incremental coefficient processor generating the plurality of transform coefficients by incrementally processing the incremental driving function signal, wherein the first transform processor is a first incremental transform processor generating the first transformed point by incrementally processing the first one of the plurality of input points stored by the memory in response to the transform coefficients, and wherein the second transform processor is a second incremental transform processor generating the second transformed point by incrementally processing the second one of the plurality of input points stored by the memory in response to the same transform coefficients.
- 5. A transform processor system as set forth in claim 1, further comprising an operator display coupled to the output circuit and generating an operator display in response to the transformed output signals.
- 6. A transform processor system as set forth in claim 1, wherein the input circuit includes a rotation device generating a rotation driving function command signal and a translation device generating a translation driving function command signal, wherein the coefficient processor generates the transform coefficients in response to the rotation driving function command signal and in response to the translation driving function command signal.
- 7. A transform processor system comprising:
- an input circuit generating a driving function signal;
- a memory storing a plurality of input points, each input point having a plurality of parameters;
- a coefficient processor generating a plurality of coefficients in response to the driving function signal;
- a transform processor coupled to the coefficient processor and to the memory and generating a plurality of transformed points in response to the plurality of input points stored by the memory and in response to the same coefficients; and
- an output circuit coupled to the transform processor and generating transformed output signals in response to the plurality of transformed points.
- 8. A transform processor system as set forth in claim 7, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal.
- 9. A transform processor system as set forth in claim 7, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal and wherein the coefficient processor is an incremental coefficient processor generating the plurality of coefficients by incrementally processing the incremental driving function signal.
- 10. A transform processor system as set forth in claim 7, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal, wherein the coefficient processor is an incremental coefficient processor generating the plurality of coefficients by incrementally processing the incremental driving function signal, and wherein the transform processor is an incremental transform processor generating the plurality of transformed points by incrementally processing the plurality of input points stored by the memory in response to the same coefficients.
- 11. A transform processor system as set forth in claim 7, further comprising an operator display coupled to the output circuit and generating an operator display in response to the transformed output signals.
- 12. A transform processor system as set forth in claim 7, wherein the input circuit includes a rotation device generating a rotation driving function command signal and a translation device generating a translation driving function command signal, wherein the coefficient processor generates the plurality of coefficients in response to the rotation driving function command signal and in response to the translation driving function command signal.
- 13. A transform processor system comprising:
- an input circuit generating a driving function signal;
- a memory storing a plurality of input points, each input point having a plurality of parameters;
- a hierarchal coefficient processor generating hierarchal transform coefficients that are common to a plurality of input points in response to the driving function signal;
- a first transform processor coupled to the hierarchal coefficient processor and to the memory and generating a first transformed point in response to a first one of the plurality of input points stored by the memory and in response to the hierarchal transform coefficients;
- a second transform processor coupled to the hierarchal coefficient processor and to the memory and generating a second transformed point in response to a second one of the plurality of input points stored by the memory and in response to the same hierarchal transform coefficients as used for the generation of the first transform point; and
- an output circuit coupled to the first transform processor and to the second transform processor and generating transformed output signals in response to the first transformed point and the second transformed point.
- 14. A transform processor system as set forth in claim 13, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal.
- 15. A transform processor system as set forth in claim 13, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal and wherein the hierarchal coefficient processor is an incremental hierarchal coefficient processor generating the hierarchal transform coefficients by incrementally processing the incremental driving function signal.
- 16. A transform processor system as set forth in claim 13, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal, wherein the hierarchal coefficient processor is an incremental hierarchal coefficient processor generating the hierarchal transform coefficients by incrementally processing the incremental driving function signal, wherein the first transform processor is a first incremental transform processor generating the first transformed point by incrementally processing the first one of the plurality of input points stored by the memory in response to the hierarchal transform coefficients, and wherein the second transform processor is a second incremental transform processor generating the second transformed point by incrementally processing the second one of the plurality of input points stored by the memory in response to the same hierarchal transform coefficients.
- 17. A transform processor system as set forth in claim 13, further comprising an operator display coupled to the output circuit and generating an operator display in response to the transformed output signals.
- 18. A transform processor system as set forth in claim 13, wherein the input circuit includes a rotation device generating a rotation driving function command signal and a translation device generating a translation driving function command signal, wherein the hierarchal coefficient processor generates the hierarchal transform coefficients in response to the rotation driving function command signal and in response to the translation driving function command signal.
- 19. A transform processor system comprising:
- an input circuit generating a driving function signal;
- a memory storing a plurality of input points, each input point having a plurality of parameters;
- a hierarchal coefficient processor generating a plurality of hierarchal coefficients in response to the driving function signal;
- a transform processor coupled to the hierarchal coefficient processor and to the memory and generating a plurality of transformed points in response to the plurality of input points stored by the memory and in response to the same hierarchal coefficients; and
- an output circuit coupled to the transform processor and generating transformed output signals in response to the plurality of transformed points.
- 20. A transform processor system as set forth in claim 19, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal.
- 21. A transform processor system as set forth in claim 19, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal and wherein the hierarchal coefficient processor is an incremental hierarchal coefficient processor generating the plurality of hierarchal coefficients by incrementally processing the incremental driving function signal.
- 22. A transform processor system as set forth in claim 19, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal, wherein the hierarchal coefficient processor is an incremental hierarchal coefficient processor generating the plurality of hierarchal coefficients by incrementally processing the incremental driving function signal, and wherein the transform processor is an incremental transform processor generating the plurality of transformed points by incrementally processing the plurality of input points stored by the memory in response to the same hierarchal coefficients.
- 23. A transform processor system as set forth in claim 19, further comprising an operator display coupled to the output circuit and generating an operator display in response to the transformed output signals.
- 24. A transform processor system as set forth in claim 19, wherein the input circuit includes a rotation device generating a rotation driving function command signal and a translation device generating a translation driving function command signal, wherein the hierarchal coefficient processor generates the plurality of hierarchal coefficients in response to the rotation driving function command signal and in response to the translation driving function command signal.
- 25. A transform processor system comprising:
- a memory storing a plurality of input points, each input point having a plurality of parameters;
- an input circuit generating a first driving function signal related to a first one of the input points stored by the memory and a second driving function signal related to a second one of the input points stored by the memory;
- a first detector coupled to the input circuit and generating a first detector signal indicative of a change in the first driving function signal;
- a second detector coupled to the input circuit and generating a second detector signal indicative of a change in the second driving function signal;
- a first transform processor coupled to the first detector and to the memory and transforming the first one of the input points stored by the memory in response to the first detector signal;
- a second transform processor coupled to the second detector and to the memory and transforming the second one of the input points stored by the memory in response to the second detector signal; and
- an output circuit coupled to the first transform processor and to the second transform processor and generating transformed output signals in response to the first transformed point and the second transformed point.
- 26. A transform processor system as set forth in claim 25, wherein the input circuit is an incremental input circuit generating the first driving function signal as a first incremental driving function signal and the second driving function signal as a second incremental driving function signal.
- 27. A transform processor system as set forth in claim 25, further comprising an operator display coupled to the output circuit and generating an operator display in response to the transformed output signals.
- 28. A transform processor system as set forth in claim 25, wherein the input circuit includes a rotation device generating the first driving function signal as a rotational driving function signal related to the first one of the input points stored by the memory.
- 29. A transform processor system comprising:
- a memory storing a plurality of input points, each input point having a plurality of parameters;
- an input circuit generating driving function signals related to the input points stored by the memory;
- a plurality of detectors coupled to the input circuit and generating detector signals indicative of changes in the driving function signals;
- a transform processor coupled to the plurality of detectors and to the memory and transforming the input points stored by the memory in response to the detector signals; and
- an output circuit coupled to the transform processor and generating transformed output signals in response to the transformed points.
- 30. A transform processor system as set forth in claim 29, wherein the input circuit is an incremental input circuit generating the driving function signals as incremental driving function signals.
- 31. A transform processor system as set forth in claim 29, further comprising an operator display coupled to the output circuit and generating an operator display in response to the transformed output signals.
- 32. A transform processor system as set forth in claim 29, wherein the input circuit includes a rotation device generating at least one of the driving function signals as a rotational driving function signal.
- 33. A transform processor system comprising:
- a memory storing a plurality of input points, each input point having a plurality of parameters;
- an input circuit generating a first driving function signal related to a first one of the input points stored by the memory and a second driving function signal related to a second one of the input points stored by the memory;
- a first detector coupled to the input circuit and generating a first detector signal indicative of a change in the first driving function signal;
- a second detector coupled to the input circuit and generating a second detector signal indicative of a change in the second driving function signal;
- a first transform processor coupled to the first detector and to the memory and transforming the first one of the input points stored by the memory when the first detector signal is indicative of a change in the first driving function signal and bypassing transforming of the first one of the input points when the first detector signal is indicative of no change in the first driving function signal;
- a second transform processor coupled to the second detector and to the memory and transforming the second one of the input points stored by the memory when the second detector signal is indicative of a change in the second driving function signal and bypassing transforming of the second one of the input points when the second detector signal is indicative of no change in the second driving function signal; and
- an output circuit coupled to the first transform processor and to the second transform processor and generating transformed output signals in response to the first transformed point and the second transformed point.
- 34. A transform processor system as set forth in claim 33, wherein the input circuit is an incremental input circuit generating the first driving function signal as a first incremental driving function signal and the second driving function signal as a second incremental driving function signal.
- 35. A transform processor system as set forth in claim 33, further comprising an operator display coupled to the output circuit and generating an operator display in response to the transformed output signals.
- 36. A transform processor system as set forth in claim 33, wherein the input circuit includes a rotation device generating the first driving function signal as a rotational driving function signal related to the first one of the input points stored by the memory.
- 37. A transform processor system comprising:
- a memory storing a plurality of input points, each input point having a plurality of parameters;
- an input circuit generating driving function signals related to the input points stored by the memory;
- a plurality of detectors coupled to the input circuit and generating detector signals indicative of changes in the driving function signals;
- a transform processor coupled to the plurality of detectors and to the memory and transforming the input points stored by the memory when the detector signals are indicative of changes in the driving function signals and bypassing transforming of the input points when the detector signals are indicative of no change in the driving function signals; and
- an output circuit coupled to the transform processor and generating transformed output signals in response to the transformed points.
- 38. A transform processor system as set forth in claim 37, wherein the input circuit is an incremental input circuit generating the driving function signals as incremental driving function signals.
- 39. A transform processor system as set forth in claim 37, further comprising an operator display coupled to the output circuit and generating an operator display in response to the transformed output signals.
- 40. A transform processor system as set forth in claim 37, wherein the input circuit includes a rotation device generating at least one of the driving function signals as a rotational driving function signal.
- 41. A transform processor system comprising:
- a translation input circuit generating a translation driving function signal;
- a rotation input circuit generating a rotation driving function signal; and
- a transform processor coupled to the translation input device and to the rotation input device and generating transformed output signals in response to the translation driving function signal and in response to the rotation driving function signal, wherein the transform processor includes
- a) a memory storing a plurality of points each point having at least two coordinates,
- b) a coefficient processor generating a plurality of coefficients in response to the translation driving function signal and in response to the rotation driving function signal,
- c) a transform circuit coupled to the coefficient processor and to the memory and generating a plurality of transformed points in response to the plurality of points stored by the memory and in response to the same coefficients, and
- d) an output circuit coupled to the transform circuit and generating the transformed output signals in response to the plurality of transformed points.
- 42. A transform processor system as set forth in claim 41, wherein the translation input circuit is an incremental translation input circuit generating the translation driving function signal as an incremental translation driving function signal and wherein the rotation input circuit is an incremental rotation input circuit generating the rotation driving function signal as an incremental rotation driving function signal.
- 43. A transform processor system as set forth in claim 41, wherein the translation input circuit is an incremental translation input circuit generating the translation driving function signal as an incremental translation driving function signal and wherein the rotation input circuit is an incremental rotation input circuit generating the rotation driving function signal as an incremental rotation driving function signal and wherein the coefficient processor is an incremental coefficient processor generating the plurality of coefficients by incrementally processing the incremental translation driving function signal and the incremental rotation driving function signal.
- 44. A transform processor system as set forth in claim 41, further comprising an operator display coupled to the output circuit and generating an operator display in response to the transformed output signals.
- 45. A transform processor system comprising:
- an input circuit generating a driving function signal;
- a memory storing a plurality of input points, each input point having a plurality of parameters;
- an object coefficient processor generating object transform coefficients that are common to a plurality of input points in response to the driving function signal;
- a first transform processor coupled to the object coefficient processor and to the memory and generating a first transformed point in response to a first one of the plurality of input points stored by the memory and in response to the object transform coefficients;
- a second transform processor coupled to the object coefficient processor and to the memory and generating a second transformed point in response to a second one of the plurality of input points stored by the memory and in response to the same object transform coefficients as used for the generation of the first transform point; and
- an output circuit coupled to the first transform processor and to the second transform processor and generating transformed output signals in response to the first transformed point and the second transformed point.
- 46. A transform processor system as set forth in claim 45, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal.
- 47. A transform processor system as set forth in claim 45, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal and wherein the object coefficient processor is an incremental object coefficient processor generating the object transform coefficients by incrementally processing the incremental driving function signal.
- 48. A transform processor system as set forth in claim 45, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal, wherein the object coefficient processor is an incremental object coefficient processor generating the object transform coefficients by incrementally processing the incremental driving function signal, wherein the first transform processor is a first incremental transform processor generating the first transformed point by incrementally processing the first one of the plurality of input points stored by the memory in response to the object transform coefficients, and wherein the second transform processor is a second incremental transform processor generating the second transformed point by incrementally processing the second one of the plurality of input points stored by the memory in response to the same object transform coefficients.
- 49. A transform processor system as set forth in claim 45, further comprising an operator display coupled to the output circuit and generating an operator display in response to the transformed output signals.
- 50. A transform processor system as set forth in claim 45, wherein the input circuit includes a rotation device generating a rotation driving function command signal and a translation device generating a translation driving function command signal, wherein the object coefficient processor generates the object transform coefficients in response to the rotation driving function command signal and in, response to the translation driving function command signal.
- 51. A transform processor system comprising:
- an input circuit generating a driving function signal;
- a memory storing a plurality of input points, each input point having a plurality of parameters;
- an object coefficient processor generating a plurality of object coefficients in response to the driving function signal;
- a transform processor coupled to the object coefficient processor and to the memory and generating a plurality of transformed points in response to the plurality of input points stored by the memory and in response to the same object coefficients; and
- an output circuit coupled to the transform processor and generating transformed output signals in response to the plurality of transformed points.
- 52. A transform processor system as set forth in claim 51, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal.
- 53. A transform processor system as set forth in claim 51, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal and wherein the object coefficient processor is an incremental object coefficient processor generating the plurality of object coefficients by incrementally processing the incremental driving function signal.
- 54. A transform processor system as set forth in claim 51, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal, wherein the object coefficient processor is an incremental object coefficient processor generating the plurality of object coefficients by incrementally processing the incremental driving function signal, and wherein the transform processor is an incremental transform processor generating the plurality of transformed points by incrementally processing the plurality of input points stored by the memory in response to the same object coefficients.
- 55. A transform processor system as set forth in claim 51, further comprising an operator display coupled to the output circuit and generating an operator display in response to the transformed output signals.
- 56. A transform processor system as set forth in claim 51, wherein the input circuit includes a rotation device generating a rotation driving function command signal and a translation device generating a translation driving function command signal, wherein the object coefficient processor generates the plurality of object coefficients in response to the rotation driving function command signal and in response to the translation driving function command signal.
- 57. A transform processor system comprising:
- an input circuit generating a driving function signal;
- a memory storing a plurality of input points, each input point having a plurality of parameters;
- a surface coefficient processor generating surface transform coefficients that are common to a plurality of input points in response to the driving function signal;
- a first transform processor coupled to the surface coefficient processor and to the memory and generating a first transformed point in response to a first one of the plurality of input points stored by the memory and in response to the surface transform coefficients;
- a second transform processor coupled to the surface coefficient processor and to the memory and generating a second transformed point in response to a second one of the plurality of input points stored by the memory and in response to the same surface transform coefficients as used for the generation of the first transformed point; and
- an output circuit coupled to the first transform processor and to the second transform processor and generating transformed output signals in response to the first transformed point and the second transformed point.
- 58. A transform processor system as set forth in claim 57, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal.
- 59. A transform processor system as set forth in claim 57, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal and wherein the surface coefficient processor is an incremental surface coefficient processor generating the surface transform coefficients by incrementally processing the incremental driving function signal.
- 60. A transform processor system as set forth in claim 57, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal, wherein the surface coefficient processor is an incremental surface coefficient processor generating the surface transform coefficients by incrementally processing the incremental driving function signal, wherein the first transform processor is a first incremental transform processor generating the first transformed point by incrementally processing the first one of the plurality of input points stored by the memory in response to the surface transform coefficients, and wherein the second transform processor is a second incremental transform processor generating the second transformed point by incrementally processing the second one of the plurality of input points stored by the memory in response to the same surface transform coefficients.
- 61. A transform processor system as set forth in claim 57, further comprising an operator display coupled to the output circuit and generating an operator display in response to the transformed output signals.
- 62. A transform processor system as set forth in claim 57, wherein the input circuit includes a rotation device generating a rotation driving function command signal and a translation device generating a translation driving function command signal, wherein the surface coefficient processor generates the surface transform coefficients in response to the rotation driving function command signal and in response to the translation driving function command signal.
- 63. A transform processor system comprising:
- an input circuit generating a driving function signal;
- a memory storing a plurality of input points, each input point having a plurality of parameters;
- a surface coefficient processor generating a plurality of surface coefficients in response to the driving function signal;
- a transform processor coupled to the surface coefficient processor and to the memory and generating a plurality of transformed points in response to the plurality of input points stored by the memory and in response to the same surface coefficients; and
- an output circuit coupled to the transform processor and generating transformed output signals in response to the plurality of transformed points.
- 64. A ransform processor system as set forth in claim 63, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal.
- 65. A transform processor system as set forth in claim 63, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal and wherein the surface coefficient processor is an incremental surface coefficient processor generating the plurality of surface coefficients by incrementally processing the incremental driving function signal.
- 66. A transform processor system as set forth in claim 63, wherein the input circuit is an incremental input circuit generating the driving function signal as an incremental driving function signal, wherein the surface coefficient processor is an incremental surface coefficient processor generating the plurality of surface coefficients by incrementally processing the incremental driving function signal, and wherein the transform processor is an incremental transform processor generating the plurality of transformed points by incrementally processing the plurality of input points stored by the memory in response to the same surface coefficients.
- 67. A transform processor system as set forth in claim 63, further comprising an operator display coupled to the output circuit and generating an operator display in response to the transformed output signals.
- 68. A transform processor system as set forth in claim 63, wherein the input circuit includes a rotation device generating a rotation driving function command signal and a translation device generating a translation driving function command signal, wherein the surface coefficient processor generates the plurality of surface coefficients in response to the rotation driving function command signal and in response to the translation driving function command signal.
- 69. In a transform processor system, a process comprising:
- generating a driving function signal;
- storing a plurality of input points, each input point having a plurality of parameters;
- generating a plurality of coefficients in response to the driving function signal;
- generating a plurality of transformed points in response to the plurality of stored input points and in response to the same coefficients; and
- generating transformed output signals in response to the plurality of transformed points.
- 70. In a transform processor system, a process comprising:
- generating a driving function signal;
- storing a plurality of input points, each input point having a plurality of parameters;
- generating a plurality of hierarchal coefficients in response to the driving function signal;
- generating a plurality of transformed points in response to the plurality of input points and in response to the same hierarchal coefficients; and
- generating transformed output signals in response to the plurality of transformed points.
- 71. In a transform processor system, a process comprising:
- storing a plurality of input points, each input point having a plurality of parameters;
- generating driving function signals related to the input points stored by the memory;
- generating detector signals indicative of changes in the driving function signals;
- transforming the input points in response to the detector signals; and
- generating transformed output signals in response to the transformed input points.
- 72. In a transform processor system, a process comprising:
- storing a plurality of input points, each input point having a plurality of parameters;
- generating driving function signals related to the input points stored by the memory;
- generating detector signals indicative of changes in the driving function signals;
- transforming the input points when the detector signals are indicative of changes in the driving function signals and bypassing transforming of the input points when the detector signals are indicative of no change in the driving function signals; and generating transformed output signals in response to the transformed input points.
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a continuation of parent application Ser. No. 06/504,691 filed on Jun. 15, 1983 entitled VISUAL SYSTEM FOR CONTINUOUS DISPLAY OF MOVING THREE DIMENSIONAL IMAGES by Gilbert P. Hyatt; where this parent application Ser. No. 06/504,691 is a continuation in part of application Ser. No. 05/754,660 filed on Dec. 27, 1976 entitled INCREMENTAL DIGITAL FILTER by Gilbert P. Hyatt, now U.S. Pat. No. 4,486,850 issued on Dec. 4, 1984; where the benefit of the filing dates of this parent application Ser. No. 06/504,691 and this grandparent application Ser. No. 05/754,660 is hereby claimed in accordance with 35 USC 120, 35 USC 121, and other authorities therefore; where this parent application Ser. No. 06/504,691 incorporates by reference the following 42 related patent applications:
1. METHOD AND APPARATUS FOR PROCESSING THE DIGITAL OUTPUT OF AN INPUT MEANS Ser. No. 879,293 filed on Nov. 24, 1969; now abandoned;
2. FACTORED DATA PROCESSING SYSTEM FOR DEDICATED APPLICATIONS Ser. No. 101,881 filed on Dec. 28, 1970; now abandoned;
3. CONTROL SYSTEM AND METHOD Ser. No. 134,958 filed on Apr. 19, 1971;
4. CONTROL APPARATUS Ser. No. 135,040 filed on Apr. 19, 1971;
5. MACHINE CONTROL SYSTEM OPERATING FROM REMOTE COMMANDS Ser. No. 230,872 filed on Mar. 1, 1972, now U.S. Pat. No. 4,531,182 issued on Jul. 23, 1985;
6. COORDINATE ROTATION FOR MACHINE CONTROL SYSTEMS Ser. No. 232,459 filed on Mar. 7, 1972, U.S. Pat. No. 4,370,720 issued Jan. 25, 1983;
7. DIGITAL FEEDBACK CONTROL SYSTEM Ser. No. 246,867 filed on Apr. 24, 1972, U.S. Pat. No. 4,310,878; issued on Jan. 12, 1982;
8. COMPUTERIZED SYSTEM FOR OPERATOR INTERACTION Ser. No. 288,247 filed on Sep. 11, 1972, U.S. Pat. No. 4,121,284; issued on Oct. 17, 1978;
9. A SYSTEM FOR INTERFACING A COMPUTER TO A MACHINE Ser. No. 291,394 filed on Sep. 22, 1972, U.S. Pat. No. 4,396,976 issued on Aug. 2, 1983;
10. DIGITAL ARRANGEMENT FOR PROCESSING SQUAREWAVE SIGNALS Ser. No. 302,771 filed on Nov. 1, 1972;
11. ELECTRONIC CALCULATOR SYSTEM HAVING AUDIO MESSAGES FOR OPERATOR INTERACTION Ser. No. 325,941 filed on Jan. 22, 1973 U.S. Pat. No. 4,060,848; issued on Nov. 29, 1977;
12. ILLUMINATION CONTROL SYSTEM Ser. No. 366,714 filed on Jun. 4, 1973; U.S. Pat. No. 3,986,022; issued Oct. 12, 1976;
13. DIGITAL SIGNAL PROCESSOR FOR SERVO VELOCITY CONTROL Ser. No. 339,817 filed on Mar. 9, 1973, U.S. Pat. No. 4,034,276; issued on Jul. 5, 1977;
14. HOLOGRAHPIC SYSTEM FOR OBJECT LOCATION AND IDENTIFICATION Ser. No. 490,816 filed on Jul. 22, 1974; U.S. Pat. No. 4,209,853 issued Jun. 24, 1980;
15. COMPUTERIZED MACHINE CONTROL SYSTEM Ser. No. 476,743 filed on Jun. 5, 1974, U.S. Pat. No. 4,364,110; issued Dec. 14, 1982;
16. SIGNAL PROCESSING AND MEMORY ARRANGEMENT Ser. No. 522,559 filed on Nov. 11, 1974 issued Jun. 24, 1980, U.S. Pat. No. 4,209,852;
17. METHOD AND APPARATUS FOR SIGNAL ENHANCEMENT WITH IMPROVED DIGITAL FILTERING Ser. No. 550,231 filed on Feb. 14, 1975, U.S. Pat. No. 4,209,843; issued on Jun. 24, 1980;
18. ILLUMINATION SIGNAL PROCESSING SYSTEM Ser. No. 727,330 filed on Sep. 27, 1976; now abandoned;
19. PROJECTION TELEVISION SYSTEM USING LIQUID CRYSTAL DEVICES Ser. No. 730,756 filed on Oct. 7, 1976; now abandoned;
20. MEANS AND METHOD FOR COMPUTERIZED SOUND SYNTHESIS Ser. No. 752,240 filed on Dec. 20, 1976; now abandoned;
21. INCREMENTAL DIGITAL FILTER Ser. No. 754,660 filed on Dec. 27, 1976, U.S. Pat. No. 4,486,850 issued on Dec. 4, 1984;
22. VOICE SIGNAL PROCESSING SYSTEM Ser. No. 801,879 filed on May 31, 1977, U.S. Pat. No. 4,144,583; issued on Mar. 13, 1979;
23. ANALOG READ ONLY MEMORY Ser. No. 812,285 filed on Jul. 1, 1977; U.S. Pat. No. 4,371,953 issued on Feb. 1, 1983;
24. DATA PROCESSOR ARCHITECTURE Ser. No. 844,765 filed on Oct. 25, 1977, U.S. Pat. No. 4,523,290 issued on Jun. 11, 1985;
25. INTELLIGENT DISPLAY SYSTEM Ser. No. 849,733 filed on Nov. 9, 1977, now abandoned;
26. DIGITAL SOUND SYSTEM FOR CONSUMER PRODUCTS Ser. No. 849,812 filed on Nov. 9, 1977, now abandoned;
27. HIGH INTENSITY ILLUMINATION CONTROL SYSTEM Ser. No. 860,277 filed on Dec. 13, 1977;
28. ELECTRO-OPTICAL ILLUMINATION CONTROL SYSTEM Ser. No. 860,278 filed on Dec. 13, 1977, U.S. Pat. No. 4,471,585 issued on Sep. 11, 1984;
29. SINGLE CHIP INTEGRATED CIRCUIT MICROCOMPUTER ARCHITECTURE Ser. No. 860,253 filed on Dec. 14, 1977;
30. INTEGRATED CIRCUIT COMPUTER ARCHITECTURE Ser. No. 860,252 filed on Dec. 14, 1977, now abandoned;
31. COMPUTER SYSTEM ARCHITECTURE Ser. No. 860,257 filed on Dec. 14, 1977, U.S. Pat. No. 4,371,923 issued on Feb. 1, 1983;
32. PULSEWIDTH MODULATED FEEDBACK ARRANGEMENT FOR ILLUMINATION CONTROL Ser. No. 874,446 filed on Feb. 2, 1978 U.S. Pat. No. 4,342,906 issued on Aug. 3, 1982;
33. MEMORY SYSTEM HAVING SERVO COMPENSATION Ser. No. 889,301 filed on Mar. 23, 1978, U.S. Pat. No. 4,322,819 issued on Mar. 30, 1982;
34. INTELLIGENT CONVERTER SYSTEM Ser. No. 948,378 filed on Oct. 4, 1978;
35. ANALOG MEMORY FOR STORING DIGITAL INFORMATION Ser. No. 160,871 filed on Jun. 19, 1980, now U.S. Pat. No. 4,445,189 issued on Apr. 24, 1984;
36. MEMORY SYSTEM USING FILTERABLE SIGNALS Ser. No. 160,872 filed on Jun. 19, 1980, now U.S. Pat. No. 4,491,930 issued on Jan. 1, 1985;
37. ELECTRO-OPTICAL ILLUMINATION CONTROL SYSTEM Ser. No. 169,257 filed on Jul. 16, 1980, U.S. Pat. No. 4,435,732 issued on Mar. 6, 1984;
38. DATA PROCESSING SYSTEM Ser. No. 223,959 filed on Jan. 12, 1981;
39. DATA PROCESSING SYSTEM Ser. No. 332,501 filed on Jan. 22, 1981, now abandoned;
40. PROJECTION DISPLAY SYSTEM Ser. No. 425,136 filed on Sep. 27, 1982;
41. FILTER DISPLAY SYSTEM Ser. No. 425,135 filed on Sep. 27, 1982, U.S. Pat. No. 4,551,816 issued on Nov. 5, 1985; and
42. ACOUSTIC FILTERING SYSTEM Ser. No. 425,131 filed on Sep. 27, 1982; now U.S. Pat. No. 4,686,655,
wherein each of the above identified patent applications is by Gilbert P. Hyatt; and
wherein these related patent applications are incorporated herein by reference.
US Referenced Citations (47)
Continuations (2)
|
Number |
Date |
Country |
| Parent |
504691 |
Jun 1983 |
|
| Parent |
754660 |
Dec 1976 |
|
Patent Grant
5487172
