Claims
- 1. A method for determining contaminant levels in a surface oxide layer of a semiconductor material on a portion of a wafer, the method comprising:scanning the surface oxide layer of the semiconductor material in a first direction; mechanically rastering the surface oxide layer of the semiconductor material in a second direction; and sputtering a portion of the surface oxide layer to a depth not generally exceeding a depth Q at a sputtering rate in mass per unit time controlled by varying a primary ion beam strength and a depth controlled by varying a scanning speed in length per unit time.
- 2. A method for determining contaminant levels in a surface layer on a semiconductor material having a surface non planarity on a portion of a wafer, the method comprising:determining a depth Q for the surface layer; scanning the semiconductor material in a first direction; mechanically rastering the semiconductor material in a second direction; sputtering a portion of the surface layer to a depth not generally exceeding depth Q; measuring the surface non planarity of the semiconductor material; and continuously correcting for the surface non planarity of the semiconductor material during the sputtering.
- 3. The method of claim 2, wherein measuring the non planarity of the semiconductor material comprises:directing one portion of an interferometer split beam to an X-Y location on the semiconductor material such that the one portion is reflected back to a detector; directing another portion of the interferometer split beam to a mirror at a known distance such that the another portion is reflected back to the detector; and determining a difference in traveled distance by use of phase modulation and Fourier analysis to determine semiconductor material surface offset.
- 4. The method of claim 2, wherein continuously correcting for the non planarity comprises moving the semiconductor material along a Z-axis to maintain an approximately constant distance between a primary ion beam of a mass spectrometer and the surface layer being sputtered.
- 5. The method of claim 2, wherein continuously correcting for the non planarity comprises changing an electrical potential of the semiconductor material relative to an extraction potential.
- 6. A method of providing a uniform extraction field on a surface oxide layer of a semiconductor material on a portion of a wafer, the method comprising:measuring a non planarity of the surface oxide layer of the semiconductor material; correcting for the non planarity of the surface oxide layer of the semiconductor material; and sputtering the surface oxide layer of the semiconductor material to a substantially uniform depth.
- 7. The method of claim 6, wherein measuring the non planarity of the surface oxide layer of the semiconductor material and the sputtering the surface oxide layer of the semiconductor material are performed substantially simultaneously.
- 8. The method of claim 6, wherein measuring the non planarity of the surface oxide layer of the semiconductor material is performed prior to sputtering the surface oxide layer of the semiconductor material, and such measurements are used in correcting for the non planarity of the surface oxide layer of the semiconductor material.
- 9. The method of claim 6, wherein correcting for the non planarity of the surface oxide layer of the semiconductor material is continuous throughout sputtering.
- 10. The method of claim 6, wherein corrections while correcting for the non planarity of the surface oxide layer of the semiconductor material are controlled by a computer program and are at least partially based upon measurements made while measuring the non planarity of the surface oxide layer of the semiconductor material.
- 11. The method of claim 6, wherein measuring the non planarity of the surface oxide layer of the semiconductor material comprises:directing one portion of an interferometer split beam to an X-Y location on the surface oxide layer of the semiconductor material such that the one portion is reflected back to a detector; directing another portion of the interferometer split beam to a mirror at a known distance such that the another portion is reflected back to the detector; and determining a difference in traveled distance by use of phase modulation and Fourier analysis to determine an offset of the surface oxide layer of the semiconductor material.
- 12. The method of claim 6, wherein correcting for the non planarity comprises moving a mechanical stage along a Z-axis to maintain approximately constant distance between a primary ion beam of a mass spectrometer and the surface oxide layer of the semiconductor material being sputtered.
- 13. The method of claim 6, wherein correcting for the non planarity comprises changing an electric potential of the semiconductor material relative to an extraction potential of a primary ion beam.
CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a continuation of application Ser. No. 10/358,939, filed Feb. 4, 2003, pending, which is a continuation of application Ser. No. 09/795,999, filed Feb. 28, 2001, now U.S. Pat. No. 6,528,786, issued Mar. 4, 2003, which is a continuation of application Ser. No. 09/309,208, filed May 10, 1999, now U.S. Pat. No. 6,232,600, issued May 15, 2001, which is a continuation of application Ser. No. 09/035,197, filed Mar. 5, 1998, now U.S. Pat. No. 5,920,068, issued Jul. 6, 1999.
US Referenced Citations (18)
Non-Patent Literature Citations (1)
Entry |
Louis Denes, The Effect of Wafer Flatness on Yield by Off-Line Computer Simulation of the Photolithographic Process; Semiconductor Processing, ASTM STP 850, American Society for Testing and Materials, 1984; pps. 143-159. |
Continuations (4)
|
Number |
Date |
Country |
Parent |
10/358939 |
Feb 2003 |
US |
Child |
10/440587 |
|
US |
Parent |
09/795999 |
Feb 2001 |
US |
Child |
10/358939 |
|
US |
Parent |
09/309208 |
May 1999 |
US |
Child |
09/795999 |
|
US |
Parent |
09/035197 |
Mar 1998 |
US |
Child |
09/309208 |
|
US |