Patent Grant
7842173
This application relates to apparatus and methods for electroplating and/or electropolishing microfeature wafers that have a plurality of microfeatures integrated in and/or on the wafers. Particular apparatus and methods of the present invention ameliorate non-uniformities caused by misalignment between the wafer and the electrodes, provide good control of the current density across the wafer, mitigate particle contamination, and reduce the downtime for cleaning thief electrodes in electrochemical processes used in the manufacturing of semiconductor devices, imagers, storage media and other products.
Microelectronic devices, such as semiconductor devices, imagers, displays, storage media, and micromechanical components, are generally fabricated on and/or in microfeature wafers using a number of processes that deposit and/or remove materials from the wafers. Electroplating is one such process that deposits conductive, magnetic or electrophoretic layers on the wafers. Electroplating processes, for example, are widely used to form small copper interconnects or other very small sub-micron features in trenches and/or holes (e.g., less than 90 nm damascene copper lines). Electropolishing is another process that removes material from a wafer. In both of these processes, an electrical current is passed between the wafer and one or more counter electrodes in a manner that deposits or removes material from a surface of the wafer.
One challenge of plating materials into narrow, deep recesses is that it is very difficult to completely fill the very small features and create a desired surface profile on the plated layer (e.g., uniformly planar, domed, etc.). For example, as the performance of microelectronic products increase, the aspect ratios and densities of the recesses substantially increases. To adequately fill such small, high density recesses with high aspect ratios, existing plating practices often plate a metal onto a very thin seed layer or directly onto a barrier layer. Thin seed layers and barrier layers, however, typically have relatively high resistances that cause a significant drop in current density from the edge of the wafer to the center during the initial stages of a plating cycle. The plating rate at the edge of the wafer is accordingly significantly higher than the center during the initial portion of the plating process, which causes the plated material at the edge of the wafer to be substantially thicker than the middle. This edge effect is further exacerbated by the higher densities and higher aspect ratios of the recesses. Therefore, reducing or eliminating the edge effect is a significant challenge that needs to be addressed to develop faster, higher performance semiconductor devices and other microfeature devices.
Several existing plating tools have reactors with a thief electrode attached to the wafer holder to mitigate the edge effect caused by high resistance of the wafer or by the geometry of the chamber. The thief electrode is biased at the same polarity as the wafer such that it modifies the electric field in the perimeter region of the wafer. The thief electrode accordingly reduces the plating rate at the perimeter of the wafer to compensate for the edge effect. Although such systems may mitigate the edge effect, they also have several disadvantages. First, particles that build up on the thief electrode may eventually become dislodged, and the close proximity of the thief electrode increases the likelihood that the dislodged particles will plate or otherwise adhere to the wafer. Moreover, it is difficult to minimize the formation of particles on a thief electrode attached to a wafer holder because the thief electrode is removed from the bath to unload finished wafers and load new wafers, and then the thief is reintroduced into the plating bath with each new wafer. Such wetting and drying of the film on the thief can make it difficult to control the quality of film on the wafer and minimize particles. It is also difficult to clean and maintain thief electrodes when they are attached to the wafer holder. This is problematic because thief electrodes must be cleaned relatively often, and it requires a significant amount of time and effort to detach the thief electrode from the wafer holder. Therefore, existing systems with thief electrodes carried by the wafer holder have several drawbacks.
Other types of systems have a plurality of anodes, a thief electrode separate from the wafer holder, and a virtual thief electrode defined by an aperture having a fixed size under the wafer. Such systems with detached thief electrodes generally position the thief electrode in the bottom portion of the reactor vessel. The present inventors have discovered that systems with virtual thief openings improve the performance of the reactors, but they also present additional challenges. One improvement is that dislodged particles from the thief electrode are not as likely to plate onto the wafer because thief electrode is not as close to the wafer. However, one disadvantage of not attaching the thief electrode to the wafer holder is that the systems are sensitive to misalignment between the wafer holder and the thief electrode or the anode(s). This is because the thief electrodes are fixed relative to the vessels of the chamber, but the wafer holder and vessel may not be properly aligned with each other, which causes misalignment between the wafer holder and the thief electrode or the anode(s). Such misalignment can lead to a side-to-side non-uniformity of the film plated onto the wafer, and is particularly problematic in systems in which the wafer is held stationary during processing (e.g., plating a magnetic alloy). This is not as problematic in systems in which the wafer is rotated during processing because any side-to-side non-uniformity can be average out, which greatly reduces the sensitivity of the system misalignment.
Another disadvantage of systems with detached thief electrodes is that they are highly dependent upon the geometry of the chamber to reduce the edge effect even when a thief electrode is used. For example, many existing systems use a shield below the wafer to block a perimeter portion of the wafer from the anodes. Such shields may limit the ability of the thief electrode to adequately control the current density at the perimeter of the wafer. The physical geometry of the chamber may accordingly limit the ability to control the edge effect. Although this is useful in specific plating applications, a plating tool is often used to process different types of wafers with different types of devices. Conventional systems accordingly require different shields for plating onto different wafers in many circumstances. This is problematic because it requires the chamber to be drained, partially disassembled, reassembled with a new shield, and then refilled and recalibrated for processing. This is an expensive and time consuming process to adapt the chamber to plate different types of wafers.
Still another disadvantage of several existing systems with detached thief electrodes is that the thief electrode is located in a lower portion of the chamber. The reaction chambers accordingly need to be drained and partially disassembled to access the thief electrode for cleaning. This is also an expensive and time-consuming process. Therefore, even though thief electrodes have been used in many electroplating apparatus for fabricating semiconductor devices, there is a significant need to improve electroplating chambers to plate materials into high density features with high aspect ratios.
In light of the foregoing, it would be desirable to provide an apparatus and method that ameliorates non-uniformities caused by an offset between the wafer holder and the vessel, reduces particle contamination associated with thief electrodes, and makes it easier to clean and maintain thief electrodes. It would also be desirable to provide electrochemical processing apparatus and methods that can compensate for seed layer or barrier layer resistance, or changes in the bath conductivity, to provide a desired current density across the wafer. There is also a need for a reactor that provides the ability to further control the surface profile of the plated layer across the diameter of the wafer.
The present invention provides apparatus and methods for electrochemically processing microfeature workpieces that are capable of compensating or otherwise ameliorating many non-uniformities caused by an offset between the wafer holder and the electrodes. The apparatus and methods are further capable of providing better control of the current density across the wafer to compensate for seed layer resistance, barrier layer resistance, and/or bath conductivity. To overcome the problems and challenges of existing thief electrode designs, the present inventors developed an apparatus in which the combination of a supplementary electrode and an associated supplementary virtual electrode mitigate particle contamination, ameliorate non-uniformities caused by wafer-anode misalignment, and provide better control of the edge effect associated with high density features. The supplementary electrode and the supplementary virtual electrode are configured to self-compensate for misalignment between the wafer holder and the anodes. This is accomplished by, at least in part, forming an aperture that defines the virtual supplementary electrode using a portion of the vessel and a portion of the wafer holder. The shape of the aperture is related to the extent and orientation of the offset between the wafer and the anodes so that the aperture is narrower on one side where the wafer holder is closer to the supplementary electrode and wider on the other side where the wafer is further from the supplementary electrode. Another feature that compensates for misalignment between the wafer holder and the electrodes is that the supplementary electrode is close to the supplementary virtual electrode. As a result, even small wafer-anode misalignments (e.g., 0.5-1.0 mm) can produce relatively significant changes in the effect of the supplementary electrode on opposing sides of the wafer. Mechanical alignment to this accuracy is difficult across multiple chambers in a production environment. These features together or separately counteract non-uniformities associated with misalignment between the wafer holder and the vessel.
The apparatus and methods also provide easy cleaning of the thief electrode. This is accomplished by locating the supplementary electrode where it is separate from the wafer holder and above the vessel. The supplementary electrode can accordingly be removed from the chamber without having to disassemble significant portions of the vessel. Moreover, the supplementary electrode is positioned in the exit flow of the processing fluid outside of the processing zone such that particles from the supplementary electrode are entrained in the flow of the processing fluid downstream from the wafer. The particles can then be filtered before the processing fluid is recirculated back into the chamber. As a result, the upper location of the supplementary electrode and its position in the exit flow of the processing fluid provide easy cleaning and mitigate particle contamination.
The apparatus and methods further provide good control of the current density to enhance the uniformity or otherwise provide the desired surface profile on the plated layer. The apparatus accomplishes this, in part, by configuring the supplementary electrode, the supplementary virtual electrode, and the vessel so that the supplementary electrode is not limited by the chamber geometry and has a strong influence on the current density at the perimeter of the wafer. More specifically, the supplementary virtual electrode is located in the processing zone at least proximate to the edge of the wafer and the supplementary electrode is positioned close to the supplementary virtual electrode. Therefore, the current density and plating profiles can be controlled by dynamically changing the current to the supplementary electrode without having to change the physical geometry of the chamber. This is particularly useful when plating different types of wafers in the same apparatus because the different perimeter characteristics of the different wafers can be addressed using the current applied to the supplementary electrode instead of having to change the shields or other components associated with the chamber geometry. The current density may be further controlled by using the configuration of the supplementary electrode and the supplementary virtual electrode in combination with a plurality of anodes and/or virtual anodes in the vessel.
Apparatus in accordance with the invention can have a vessel including a processing zone in which a microfeature wafer is positioned for electrochemical processing. The apparatus further includes at least one counter electrode in the vessel that can operate as an anode or a cathode depending upon the particular plating or electropolishing application. The apparatus further includes a supplementary electrode and a supplementary virtual electrode. The supplementary electrode is configured to operate independently from the counter electrode in the vessel. The supplementary electrode can be a thief electrode biased at the same polarity as the wafer. The supplementary electrode can alternatively be a de-plating electrode for de-plating ring contacts between processing cycles, or the supplementary electrode can further be used as another counter electrode biased opposite the wafer during a portion of a plating cycle or polishing cycle. The supplementary virtual electrode is located in the processing zone, and it is configured to counteract an electric field offset relative to the wafer associated with an offset between the wafer and the counter electrode in the vessel when the wafer is in the processing zone.
The supplementary virtual electrode, more specifically, can have an aperture for shaping an electric field component from the supplementary electrode such that the aperture is formed, at least in part, by a portion of the vessel and a portion of a wafer holder in which the wafer is positioned. In operation, misalignment between the wafer holder and the vessel causes the aperture to have a first width at one side of the wafer holder and a second width different than the first width at an opposing side of the wafer holder. For example, the aperture can have a narrower width at the side of the vessel where the wafer holder is closer to the supplementary electrode compared to an opposing side where the wafer holder is further from the supplementary electrode. The narrower portion of the aperture reduces the effect of the supplementary electrode at that side, while the wider portion of the aperture increases the effect of the supplementary electrode at the opposing side. The different effect of the supplementary electrode on the different sides of the wafer holder self-compensates for the corresponding offset between the wafer holder and the counter electrode. As a result, the apparatus mitigates or ameliorates non-uniformities associated with an offset between the wafer holder and the vessel when the wafer holder holds a wafer in the processing zone.
In summary, the apparatus and methods for electrochemically processing microfeature wafers provide several advantages for electroplating and/or electropolishing processes. First, the configuration of the supplementary electrode and the supplementary virtual electrode self-compensate for offsets between the wafer holder and the counter electrodes. This accordingly enables a thief electrode and/or a de-plating electrode to be located apart from the wafer holder. Second, because the supplementary electrode is not attached the wafer holder, it can be located where it can be easily removed for cleaning and/or where dislodged particles can be swept away from the processing zone. Third, positioning the supplementary virtual electrode in the processing zone at a location relative to the vessel where dielectric shields cannot limit the electric field of the supplementary electrode enables the supplementary electrode to have a strong influence on the current density in the periphery of the wafer. This feature allows the supplementary electrode to effectively control the current density in the periphery of the wafer. As such, it is easier to plate different types of the wafers in the apparatus compared to existing systems in which control of the current density in the periphery of the wafer is limited by the geometry of the vessel.
As also shown in
The apparatus 100 can further include a mount 150 above the member 112. Referring to
The mount 150 further includes a brim 154 and a plurality of optional channels 156 (shown in broken lines) through which the processing fluid can flow between the mount 150 and the wafer holder 140. The channels 156 accordingly provide a second flow outlet for the processing fluid. The flow of processing fluid through the channels 156 wets the brim 154 and the upwardly facing inclined surface of the mount 150 to avoid crystal formation on the top of the mount 150 that can occur when the processing fluid dries. As explained in more detail below, this feature enables the wafer holder 140 to bottom out against the brim 154 without contacting crystal formations on top of the mount 150 to avoid skewing the wafer holder at an improper angle.
Another feature of the apparatus 100 is that the supplementary electrode 120 can be located very close to the supplementary virtual electrode 130, and the supplementary virtual electrode 130 is located close to the perimeter of the wafer W. The supplementary electrode 120 is located above the member 112 and proximate to the wafer holder 140 so that the distance to the supplementary virtual electrode 130 is short compared to the location of thief electrodes in prior art devices. This arrangement causes only a small voltage drop between the supplementary electrode 120 and the supplementary virtual electrode 130. The resistance between the supplementary electrode 120 and the supplementary virtual electrode 130 is accordingly a function of the distance between these components. As a result, local resistance changes caused by a misalignment between the wafer holder 140 and the vessel 110 can constitute a significant percentage of the resistance value between a wafer W that is perfectly aligned with the supplementary electrode 120. The different widths of the different regions of the supplementary virtual electrode 130, therefore, will have a significant influence on the electric field at the perimeter of the wafer W to counteract non-uniformities caused by the misalignment. The close proximity of the supplementary virtual electrode 130 to the perimeter of the wafer W further enhances the ability of the system to counteract even small misalignments between the wafer holder 140 and the vessel 110.
The apparatus 100 is particularly useful for plating materials onto wafers that are not rotated during the plating cycle. For example, magnetic media are fabricated by holding the wafer W stationary during a plating cycle to maintain the desired orientation between the magnetic field and the wafer W. In these applications any misalignment between the wafer holder and the vessel will cause a corresponding offset in the electric field relative to the surface S of the wafer W. The apparatus 100 with the supplementary electrode 120 and the supplementary virtual electrode 130 counteracts the non-uniformities caused by a misalignment between the wafer holder 140 and the vessel 110 to enable the supplementary electrode 120 to be spaced apart from the wafer holder and operate as a thief electrode in such applications.
Another advantage of the apparatus 100 is that it reduces the problems associated with particle contamination and makes it easier to maintain the supplementary electrode 120. More specifically, because the supplementary electrode 120 is spaced apart from the wafer W and resides in the exit flow of the processing fluid F, particles dislodged from the supplementary electrode 120 are carried away from the wafer W and out of the vessel 110. Such particles can then be filtered out of the processing fluid F before it is recycled to the vessel 110. Moreover, because the supplementary electrode 120 is positioned above the vessel 110, it is easily removed for maintenance by detaching the mount 150 from the vessel 110 without having to drain the vessel below the member 112 and/or disassemble the vessel 110. This feature will greatly enhance the ability to clean the supplementary electrode 120 without incurring significant downtime. As such, the apparatus 100 is also particularly applicable and advantageous in applications in which the supplementary electrode 120 is a thief electrode that is subject to frequent cleaning.
The apparatus 100 is also advantageous because it enhances the ability to control the current density at the perimeter of the wafer without changing the geometry of the chamber. As explained above, many existing plating chambers without thief electrodes use mechanical shields in the vessel to limit the current density at the edge of the wafer. Although these systems are useful, it is cumbersome to change such shields to adapt a chamber to process a different type of wafer. Moreover, such shields may limit the ability to provide the desired current to the perimeter of the wafer W at certain times of the plating cycle. The apparatus 100 improves the control of the current density at the perimeter of the wafer W because the supplementary virtual electrode 130 is located in, or at least proximate to, the processing zone Z. For example, when the supplementary virtual electrode 130 is located above any shields in the reactor and/or a virtual anode(s) in the vessel, the supplementary virtual electrode 130 has a strong influence on the current density at the perimeter of the wafer W. This configuration prevents the geometry of the vessel 110 from limiting the electric field component of the supplementary electrode 120. The current density in the perimeter of the wafer W, therefore, can be more fully controlled during a plating cycle by changing the current through the supplementary electrode 120 to compensate for electrical properties at the surface of the wafer W and in the processing fluid without being limited by the geometry of the vessel. As a result, the apparatus 100 can be adapted for plating different types of wafers and/or control of the current density during plating cycles by merely controlling the current through the supplementary electrode 120 without having to change the physical geometry of the chamber. This feature will greatly enhance the efficacy of plating onto thin seed layers or directly onto barrier layers where it is necessary to overcome the significant drop in current density across the wafer during the initial stages of the plating cycle. This feature is similarly important to applications with a high density of features for analogous reasons.
The apparatus 600 is particularly useful for controlling the current density to compensate for variations in the bath conductivity, seed layer conductivity, and different thickness profile requirements for various wafers. During the initial part of a plating cycle for depositing copper onto a very thin seed layer or directly onto a barrier layer, the perimeter portion of the wafer has a much higher current density than the center portion because of the resistance of the seed layer or barrier layer. However, after enough copper has plated onto the wafer, the current density is much more uniform across the wafer. The apparatus 600 can compensate for such variations in the current density during the plating cycle by dynamically varying the current applied to each of the counter electrodes 170a-c and the supplementary electrode 120. In one specific embodiment of using the apparatus 600, the supplementary electrode 120 is a cathodic thief electrode, and the counter electrodes 170a-c are anodes that operate at different current levels. As material is plated onto the wafer, the current to the thief may be reduced and the current to each of the counter electrodes 170a-c may be varied to create the desired plating profile on the workpiece. Other aspects of using the apparatus 600 can include varying the currents to the counter electrodes 170a-c and the supplementary electrode 120 to compensate for changes in the bath conductivity over time as well as providing good control to plate different thickness profiles and different types of wafers.
The apparatus 700 further includes one or more counter electrodes 730, such as the three that are shown and identified as first, second and third electrodes 730a, 730b and 730c, respectively. Accordingly, the lower portion 712 is also an electrode support having annular compartments 732 with upwardly extending walls that terminate near the interface 716. Each electrode 730a-c is positioned in a corresponding annular compartment 732. The upper portion 714 has channels 740 corresponding to the compartments 732, and each channel 740 has at least one upwardly extending dielectric wall to define virtual counter electrodes 750a-c corresponding to the electrodes 730a-c, respectively. The electrodes 730a-730c, each of which can be independently controlled, can accordingly operate via the corresponding virtual counter electrodes 750a-c at locations below the supplementary virtual electrode 130.
In operation, the processing fluid enters the vessel 710 through a fluid inlet 718 that passes through a center opening in the lower portion 712 and an opening in the center of the innermost anode 730a. The processing fluid proceeds to a flow control assembly 720 that directs the processing fluid generally radially inward after which the fluid turns upwardly and flows toward the processing zone Z. A portion of the processing fluid flows through an opening defined by the inner edge 114 and over the rim 116 and the brim 154 as described above with respect to
The apparatus 700 can further include an agitator 760 between the virtual anodes 750a-c and the wafer holder 140. The agitator 760 includes a plurality of agitator elements 762 that can be elongated bars arranged generally parallel to each other. The agitator 760 reciprocates in a direction generally transverse to the longitudinal dimension of the agitator elements 762 to agitate the processing fluid in the processing zone Z. Suitable agitators are disclosed in U.S. Patent Publication Nos. US2005-0006241A1; US2005-0000817A1, and US2004-0245094A1; and pending U.S. application Ser. No. 11/603,940 filed Nov. 22, 2006, all of which are incorporated herein by reference. The apparatus 700 is particularly useful for applications that include an agitator and hold the wafer stationary during processing because the dielectric walls that define the virtual counter electrode 750a-c are located a sufficient distance below the wafer W to provide room for the agitator so that the agitator 760 does not greatly disturb the axis-symmetric electric field. Also, locating the virtual thief opening at the processing zone Z above the agitator 760 minimizes the disruption that the agitator may have on the thief electric field contribution. Therefore, the apparatus 700 having a virtual thief opening proximate to the workpiece holder 140 and above the agitator 760 in combination with a multiple anode system having virtual anodes located sufficiently below the wafer holder 140 to provide room for the agitator achieves superior control of the plating performance.
Another feature of the apparatus 700 is that the third virtual anode opening 750c has an outer diameter that is greater than the outer diameter of the seal against the perimeter of the wafer W. This feature allows the wafer holder 140 to be misaligned relative to the vessel 710 without having the perimeter of either side of the wafer W shielded by the outer diameter of the third virtual electrode 750c. As a result, the apparatus 700 minimizes the sensitivity to misalignment between the wafer holder 140 and the vessel 710 as well as radio manufacturing tolerances.
In an alternative embodiment, the vessel 710 can be configured to contain an anolyte separately from a catholyte. For example, the lower portion 712 can be a first cell and the upper portion 714 can be a second cell. The lower portion 712 can be one of an anolyte or catholyte cell through which a flow of a first processing fluid passes, and the upper portion 714 can be the other of a catholyte or anolyte cell through which a flow of a second processing fluid passes. The interface 716 in this type of reactor is an ion-exchange membrane that separates the first processing fluid in the lower portion 712 and from the second processing fluid in the upper portion 714. The ion-exchange membrane is configured to prevent the first and second fluids from passing between the lower portion 712 and the upper portion 714, but to allow the desired ion transfer across the membrane to carry out the electrochemical process. Suitable vessels with multiple-electrodes and/or ion-exchange membranes are described and shown in U.S. Patent Publication Nos. US2005-0121317A1; US2005-0121326A1; US2006-0144699A1; and US2005-0087439A1, all of which were previously incorporated herein by reference.
From the foregoing, it will be appreciated that specific embodiments of the invention have been described herein for purposes of illustration, but that various modifications may be made without deviating from the spirit and scope of the invention. For example, the member 112 may have different configurations, or the virtual supplementary electrode 130 may have a different location and/or orientation (e.g., inclined relative to the plane of the wafer or shaped by a different portion of the vessel). Additionally, the supplementary electrode 120 can be a de-plating electrode either in addition to or in lieu of being a thief electrode. Such de-plating electrodes can be used to de-plate material from the contacts of the wafer holder. In still additional embodiments, the supplementary electrode 120 can operate as another counter electrode. One example of this may be forward-reverse pulse plating. During the forward-current portion of the waveform, the supplementary electrode can function as a thief or cathode, while the counter electrodes in the vessel function as anodes. During the reverse-portion of the current waveform, the supplementary electrode can function as an anode whereas the counter electrodes in the vessel function as cathodes. In still other embodiments, the supplementary electrode can function as an anode while the counter electrodes in the vessel also function as additional anodes. In still additional embodiments, the shape of the inner edge and/or the shape of the outer surface of the wafer holder can be configured to shape the virtual supplementary electrode. The inner edge of the vessel and/or the outer edge of the wafer holder can be changed dynamically during or between processing cycles, or the shape of these features can be changed by replacing circular components with different shapes (e.g., ovals, ellipses, eccentric shapes, etc.).Certain features of the invention described in the context of the foregoing particular embodiments may be combined or eliminated in other embodiments. Accordingly, the invention is not limited except as by the appended claims.
| Number | Name | Date | Kind |
|---|---|---|---|
| 5681448 | Uchiyama et al. | Oct 1997 | A |
| 6080291 | Woodruff et al. | Jun 2000 | A |
| 6103033 | Say et al. | Aug 2000 | A |
| 6261433 | Landau | Jul 2001 | B1 |
| 6270647 | Graham et al. | Aug 2001 | B1 |
| 6428673 | Ritzdorf et al. | Aug 2002 | B1 |
| 6527925 | Batz, Jr. et al. | Mar 2003 | B1 |
| 6565729 | Chen et al. | May 2003 | B2 |
| 6569297 | Wilson et al. | May 2003 | B2 |
| 6654122 | Hanson et al. | Nov 2003 | B1 |
| 6660137 | Wilson et al. | Dec 2003 | B2 |
| 6773560 | Pedersen et al. | Aug 2004 | B2 |
| 6916412 | Woodruff et al. | Jul 2005 | B2 |
| 7020537 | Wilson et al. | Mar 2006 | B2 |
| 7125477 | Butterfield et al. | Oct 2006 | B2 |
| 7160421 | Wilson et al. | Jan 2007 | B2 |
| 7189318 | Wilson | Mar 2007 | B2 |
| 7198694 | Woodruff | Apr 2007 | B2 |
| 7264698 | Hanson | Sep 2007 | B2 |
| 20030020928 | Ritzdorf et al. | Jan 2003 | A1 |
| 20030038035 | Wilson et al. | Feb 2003 | A1 |
| 20030062258 | Woodruff et al. | Apr 2003 | A1 |
| 20040245094 | McHugh et al. | Dec 2004 | A1 |
| 20050000817 | McHugh et al. | Jan 2005 | A1 |
| 20050006241 | McHugh et al. | Jan 2005 | A1 |
| 20050050767 | Hanson et al. | Mar 2005 | A1 |
| 20050056538 | Kovarsky et al. | Mar 2005 | A1 |
| 20050087439 | Hanson et al. | Apr 2005 | A1 |
| 20050121317 | Klocke et al. | Jun 2005 | A1 |
| 20050121326 | Klocke et al. | Jun 2005 | A1 |
| 20050145499 | Kovarsky et al. | Jul 2005 | A1 |
| 20050253206 | Bureau et al. | Nov 2005 | A1 |
| 20050284751 | Kovarsky et al. | Dec 2005 | A1 |
| 20060144699 | Klocke | Jul 2006 | A1 |
| 20060289302 | Hanson | Dec 2006 | A1 |
| 20070151844 | Wilson et al. | Jul 2007 | A1 |
| Number | Date | Country |
|---|---|---|
| 2004110698 | Dec 2004 | WO |
| Number | Date | Country | |
|---|---|---|---|
| 20080179180 A1 | Jul 2008 | US |
