Cheek and O'Donoghue, "Yield Modeling in a DFM Environment: A Bibliography", International Semiconductor Manufacturing Science Symposium, San Francisco, 1993. |
Kiberian and Strojwas, "Using Spatial Information To Analyze Correlations Between Test Structure Data", IEEE Transactions on Semiconductor Manufacturing, vol. 4, No. 3, Aug. 1991. |
Stapper et al., "Integrated Circuit Yield Statistics", Proceedings of the IEEE, vol. 71, No. 4, Apr. 1983. |
Riodan and Vasques, "Statistical Bin Limits: Containing Factory Excursions Near the Source", 18th Annual Reliability Testing Institute, University of Arizona, May 1992. |
Hoel, Elementary Statistics, 2d, Ed., John Wiley & Sons, 1966, pp. 258-260 and 284-287. |
Oppenheim and Schafer, Digital Signal Processing, Prentice Hall, 1975. |
Oppenheim & Schaffer, Digital Signal Processing, Prentice-Hall, 1975, pp. 195-197, and 137-239. |
Stapper et al., "Integrated Circuit Yield Statistics", Proceedings of the IEEE, vol. 71, No. 4, Apr., 1983, pp. 453-470. |
Riordan and Vasquez, "Statistical Bin Limits: Containing Factory Excursions Near and the Source", 18th Annual Reliability Testing Institute, University of Arizona, May, 1992, pp. 1-14. |
Hoel, Elementary Statistics, 2d Ed., John Wiley & Sons, 1966, pp. 257-260 and 284-287. |
Cheek and O'Donoghue, "Yield Models in a Design for Manufacturability Environment: A Bibliography", International Semiconductor Manufacturing Science Symposium, San Francisco, 1993, pp. 133-135. |
Kiberian and Strojwas, "Using Spatial Information to Analyze Correlations Between Test Structure Data", IEEE Transactions on Semiconductor Manufacturing, vol. 4, No. 3, Aug., 1991, pp. 219-225. |