Embodiments of the present invention relate to the design and method of interconnecting printed circuit boards. Particularly, embodiments of the present invention disclose a method for making long or continuous circuit strips, grids, matrices or links structures using the same. More particularly, embodiments of the present invention disclose the construction of layered, semi-flexible interconnected circuits for use with high powered LEDs in Solid-State Lighting (SSL) applications.
In many electronic systems and products, multiple printed circuit boards are used with connectors, harnesses and cables making circuit connections between them. Interconnection of circuit boards may be accomplished by the use of surface mount connectors, wires or wire cables, flex circuit strips, edge connectors, wire pins or shunts. Typically, these connections carry power from one circuit to another, as well as conductors for electronic communication, sensing and control. While there are many types of connections, there are limitations and disadvantages to most of them.
In some applications it is desirable to connect one board to another over a short distance, with minimal numbers of components and material employed in the connection. Further, the type and number of interconnections has a strong effect on reliability. Conventional cables and harnesses employ wires, terminals and pins, which must be joined together mechanically. Failure in any one of these joints or reduction in conductivity due to mechanical effects, corrosion or fracture will cause failure of the circuit. For this reason, solder joints are often used because of their reliability and permanence.
Solder connection between circuit boards, while being reliable, usually require the spanning of the distance between boards or conductors with a conductor such as a pin (e.g., a shunt being a larger form of pin) or a wire. Pins are rigid and sometimes present unwanted stresses on the board and connection locations (e.g., the pads and holes). Secondary mechanical structures are added to reduce and control stresses. The pins themselves must be soldered to the board either manually (e.g., one at a time) or using special equipment. Press-in pins (e.g., pins, which rely on mechanical interference with conductors or pads) are sometimes used when geometries are fixed and well controlled.
Wires are flexible but are more difficult to reliably solder join and lack the structure for mechanical linkage when this is required. Typically, wires are directly soldered onto boards and are inserted through holes or soldered onto an enlarged copper pad. Direct soldering of wires is often done manually or with the use of equipment specialized for this purpose. Additional mechanical structures, called strain relief, are required to prevent mechanical fatigue and fraying of the wire adjacent to the solder joint if any type of motion or vibration is anticipated.
A third type of interconnect, called a flex circuit, is particularly advantageous where multiple circuits are joined carrying small amounts of current in limited space. Flex circuits are typically made by printing a thin metal conductive layer with a conductive pattern on a highly flexible plastic substrate. To prevent damage to the thin conductive layer, an additional layer of plastic is laminated over the conductor to form a sandwich. Access to the conductors is provided via holes in one or both of the plastic layers. Still, in order to gain robustness at the connecting ends, mechanical connectors or soldered pins must be added to the design. Flex circuits usually do not add to the mechanical stability or strength of the board-to-board connection.
For almost all of these connection methods described above, protection of the connection from shorting contact, mechanical damage or ESD (electro-static discharge) requires an additional mechanical cover or coating to be added after the solder connection, adding more complexity and cost to the implementation. Also, most of these interconnection methods present difficulties because of their mechanical sizes, geometries and lack of precise and flat mating surfaces for use on strictly surface mount boards.
In various applications, such as production of high power solid-state (LED) lighting strips it is advantageous to have interconnections between circuit boards which are highly reliable, carry significant levels of current or voltage without loss, are protected from mechanical damage and shorting, allow various shapes and geometries of connection and are easy and efficient to apply.
Long lengths and or continuous runs of SSL circuit strips are desirable for the reasons stated above. In addition, in order to make best use of circuit materials while distributing SSL components for area coverage and light direction, or to allow efficient shaping of the circuit to conform with the topology, curves and recesses of the structure it is to be attached to, it is highly desirable have a reliable interconnection between individual circuits.
In addition, the format of these semi-flexible continuous circuits is beneficial to the manufacture of the continuous circuit or installation into the final SSL fixture. Embodiments of the present invention described below conceive numerous methods to reduce manufacturing, installation and assembly costs. These system cost reductions further enable the adoption of SSL in a variety of applications, thus, reducing global energy consumption.
Solid-state lighting (SSL) refers to a type of lighting utilizing light-emitting diodes (LEDs), organic light-emitting diodes (OLEDs), or polymer light-emitting diodes (PLEDs) as sources of illumination rather than electrical filaments, plasma (e.g., used in arc lamps such as fluorescent lamps) or gas. The term “solid-state” refers to the fact light in an LED is emitted from a solid object; a block of semiconductor rather than from a vacuum or gas tube, as is the case in traditional incandescent light bulbs and fluorescent lamps. Compared to incandescent lighting, however, SSL creates visible light with reduced heat generation or parasitic energy dissipation, similar to fluorescent lighting. In addition, its solid-state nature provides for greater resistance to shock, vibration and wear, thereby increasing its lifespan significantly. Solid-state lighting is often used in area lighting, signage, traffic lights and is also used frequently in modern vehicle lights, train marker lights, etc.
In some embodiments, an interconnectable circuit board may include one or more of the following features: (a) a distal end having a first electrically conductive pad located on a top of the circuit board, (b) a plated through hole on the conductive pad which passes through a conductive layer of the circuit board and an insulative layer of the circuit board, (c) a second electrically conductive pad coupled to the plated through hole, (d) a proximal end having a third electrically conductive pad attached to the top of the circuit board, (e) alignment marks for use in aligning circuit boards when interconnecting them, (f) cut marks showing locations where the circuit board can be cut, (g) circuit paths electrically coupled the electrically conductive pads to provide electrically interconnectivity between the circuit board and a second circuit board, (h) a non-conductive solder repelling material on a surface of the circuit board, and (i) a fourth conductive pad for electrically receiving electronic components.
In some embodiments, an apparatus for connecting circuit boards may include one or more of the following features: (a) a first circuit board having a first electrically conductive pad located on a top of the first circuit board, (b) a plated through hole on the first conductive pad which passes through the circuit board, (c) a second electrically conductive pad coupled to the plated through hole located on a bottom of the first circuit board, (d) a second circuit board having a third electrically conductive pad on a top of the second circuit board, wherein the first circuit board can be placed upon the second circuit board with the second conductive pad and third conductive pad aligned to create an electrical connection between the first circuit board and the second circuit board, (e) alignment marks located on the top of the first and second circuit boards for use in aligning the first and second circuit boards when interconnecting them, (f) cut marks showing locations where the circuit board can be cut, and (g) a fourth conductive pad for electrically receiving electronic components.
In some embodiments, an interconnectable circuit board may include one or more of the following features: (a) a first electrically conductive pad located on a top of the circuit board, (b) a plated through hole on the conductive pad which passes through the circuit board, (c) a second electrically conductive pad coupled to the plated through hole; the second conductive pad capable of being electrically connected to a third electrically conductive pad attached to a top of a second interconnectable circuit board, (d) cut marks indicating safe locations for separating the circuit board, and (e) a second cut mark adjacent to the first cut mark where the area between the first and second cut mark can be utilized to make a safe cut through the circuit board.
The following discussion is presented to enable a person skilled in the art to make and use the present teachings. Various modifications to the illustrated embodiments will be readily apparent to those skilled in the art, and the generic principles herein may be applied to other embodiments and applications without departing from the present teachings. Thus, the present teachings are not intended to be limited to embodiments shown, but are to be accorded the widest scope consistent with the principles and features disclosed herein. The following detailed description is to be read with reference to the figures, in which like elements in different figures have like reference numerals. The figures, which are not necessarily to scale, depict selected embodiments and are not intended to limit the scope of the present teachings. Skilled artisans will recognize the examples provided herein have many useful alternatives and fall within the scope of the present teachings.
The inventors of embodiments of the present invention have developed an alternative interconnection design and method of connection replacing or augmenting the use of rigid connectors, wires, cables or flex circuits. This connection design works effectively with a variety of printed circuit boards, shapes and sizes. This method of interconnect uses thin substrate printed circuit boards specially designed for surface mount and manual soldering to join circuit boards. The connection design is desirable for several reasons, not only for ease of assembly, but also for the structure, appearance and reliability of the connection. Further, because the circuits can be fabricated using conventional printed circuit board methods, the interconnect geometry can be easily adapted for any angle, split, and for a wide variety of pad sizes and spacing. This connection design can be implemented to span short distances between boards or to join boards placed end to end. This connector is highly effective in joining printed circuit strips into larger strips, arrays and matrices, as might be used for SSL lighting applications.
Embodiments of the present invention described below describe interconnections providing advantages over both traditional and more recent methods of interconnect such as the newly introduced FlexRAD™ system of continuous connection. Embodiments of the present invention include aspects addressing the strength, reliability and usability of interconnects between the semi-flexible substrates in order to produce long strips or continuous reels for ease in fixture assembly.
Embodiments of the present invention provide for a thin board substrate, which makes the connector flexible enough to conform to normal variations of board thickness, solder height and mechanical mounting height differences. The thin board substrate allows heat and solder to easily flow through the connector from top to bottom. An electrical insulating layer within the thin board is both thin enough to enable a high degree of thermal conductivity and is able to maintain high levels of breakdown isolation. The material chosen for the electrically insulating layer enhances thermal conductivity.
The thin board substrate adds flexibility to the connection, reducing stress at the solder joint associated with the use of rigid pins and other types of connectors. This assists in preventing tearing of the printed circuit board pads on the board when bending stresses are introduced. The thin board substrate materials and thicknesses assist in handling solder melt temperatures without delamination or damage. Copper pads on the bottom side of the connector are designed to match the pads of the boards to be connected; in spacing, area and thermal characteristics.
Copper pads on a top side can receive heat (e.g., from a soldering iron) and provide a path for conduction through the electrically insulating substrate and/or a plated through hole to the pads on the bottom. The copper conductors are used to connect the pads to be mated to the printed circuit boards. The copper conductors can be thick to accommodate high currents. Copper conductors can be run on top or under the connector insulating substrate, depending on requirements for isolation, current carrying capacity and protection.
Embodiments of the present invention provide for copper foils designed to maintain gap distances between connections for electrical isolation. Connections and conductors are protected from damage or shorting by being covered by the connector body. Connections and conductors can be further protected from moisture by the simple addition of an under fill layer of potting material, an encapsulent or an overcoat of potting material or encapsulant.
Plated holes located at the pad positions, through the connector board allow solder and heat to flow down into the connection both to facilitate solder connections and to enable rapid connection. The plated holes located at the pad positions take up excess solder when solder paste is used to make connections or when solder is applied manually. The plated holes located at the pad positions can be used to store solder paste for later reflow.
Embodiments of the present invention provide for sealing of solder paste in the holes at the pad positions so the paste remains fresh for later use. The sealing may include a thin solder layer, a thin flux layer or a thin plastic or metallic peel-off material.
Angled or other geometric patterns in the pad and copper conductors support connections for offset or angled printed circuit boards. Multiple pad sets and associated conductor connections allow splitting of conduction paths.
A masking coating over the top and the bottom of the connector board (open at the pads), reduces the opportunity for solder shorts and improve the appearance of the connector. The masking material can be chosen to match the color and characteristics of the boards being jointed to minimize the visibility of the connector.
The connectors can be easily formed for vertical step offsets. Connectors onto which other circuits can be used, including pads and geometries for wire or other conventional types of connectors, as well as terminations and active circuitry. The connectors can be stackable. Connectors with substrate can extend well beyond pad areas providing mechanical support. Connectors with additional pads can provide additional strain relief.
The pad geometries may match existing pinned connectors to allow an option to alternate use of pinned connectors. The thin board can be designed to be cut with scissors or a simple shear. Printed lines at the top of the strip or matrix can show expected cut lines; providing guidance. Copper pads, holes and conductors can be a sufficient space from the cutting location to assure only electrically insulating substrate will be cut.
Embodiments of the present invention provide for intimate contact between metal pads with minimal fill layer of solder to increase joint strength. Larger pads can be used to increase the strength, both because of the larger solder contact area, but also because of the larger areas of contact and adhesion between pad and insulating substrate. Larger areas of conductor surrounding exposed, soldered pad apertures increase the strength both by offering more area for adhesion between conductors and the insulating substrate, but also because they add to the conductor structure. The spacing of the pads for maximum array width and height increases the joint strength against shear and rotational forces and torques. A space between pad and edges of the board can be maintained to increase strength by decreasing leverage and converting stresses into surface pressures away from the joint.
Embodiments of the present invention disclose increasing the number of holes leading from the top surface to the pad, which increases the strength by adding more areas of solder fill. The increased number of holes also increases the probability of having a better percentage of solder fill. The choice of solder type and composition can have an impact on joint strength. Lead baring solders have lower tensile strength then their lead free counterparts. Higher tensile strength increases the fracture strength of the connection.
Embodiments of the present invention provide for the application of thermal tape or adhesive across the bottom side of the joint to increase joint strength. The application of potting material or other adhesives or coatings of the structure adds additional strength to the joint. In the areas of board overlap, excluding the conductive pad locations, adhesive can be added to increase joint strength.
Embodiments of the present invention enable connection of two or more circuit boards to construct various forms, including linear strips and two and three dimensional arrays and matrix forms. Embodiments of the present invention include construction of flat grids of circuit boards, as well as grids able to be formed around curved surfaces or sharp corners. In alternate embodiments three dimensional shapes may be formed.
With reference to
In one embodiment the circuit boards 1 (
Circuit materials and thicknesses are of a design which allows circuit boards 1, 9 to be cut with a conventional shear or scissors 37 at any of several locations enabling later trimming to length or separation. It is fully contemplated circuit boards could be laser cut as well to obtain individual circuit strips or arrays. Electrical components, including LED emitters can be assembled onto circuit boards by conventional methods of electronic solder assembly.
Copper conductors can be used for connecting pads 4, 3 to be mated with other electronic components 13. These are etched or formed from the conductive layers 30, 32 described above. These circuit paths can be printed in almost any pattern commonly used in circuit boards and can be patterned to receive electronic components 13 such as LEDs 14 or integrated circuits. The copper conductors can be very thick and wide to accommodate high currents. In an embodiment 2 oz. copper was used with a conductor width of 0.040 inch to enable a low voltage drop across the connector when carrying up to 5 amps of current.
It is recognized there may be one or more conductive layers in the circuit board structure.
Copper foils are designed to maintain gap distances between connections for electrical isolation. In an embodiment, voltage isolations of up to 500 V were maintained by maintaining a distance of 0.025 inches between copper foils. By increasing the spacing, substantially higher isolations can be achieved. Copper conductors can be run on top of or under the connector insulating substrate, depending on requirements for isolation, current carrying capacity and protection.
Circuit boards 1, 9 can incorporate a variety of circuits, including pads and geometries for wire or other conventional types of connectors, as well as being able to incorporate terminations and active circuitry. The thin circuit board described above is particularly well suited because of its high thermally conductive structure for power and heat creating circuits. In one implementation, the circuitry for high current driver 13 (e.g., one semiconductor #NUD4001 operating at 24 VDC) along with a LED string 14 was added to the top side of the board. Both the top side
Connections and conductors can be further protected from moisture by the simple addition of an under fill layer of potting material or an encapsulent or an overcoat of potting material or encapsulant 24. Potting compounds or conformal coatings are commonly used in the industry to provide this type of protection. This type of connector is particularly suitable for these coatings because it is essentially flat with no recesses or areas which must be protected from contact with the coatings.
The material chosen for the electrical insulating layer 31 enhances thermal conductivity. In one embodiment the electrically insulating layer 31 was chosen as a high temperature variant of FR4 fiberglass with a glass transition temperature of 170° C., although other materials can be used. A higher than normal temperature rating of the material is intentionally used to gain more thermal margin allowing for the very rapid heating (and probable overheating during manual assembly) of the thin boards due to their low thermal mass. Even higher temperature materials would be helpful in the case higher melting temperature solders are to be used. It is helpful to use an insulating layer 31 both durable at high temperatures and as highly thermally conductive as possible for this construction. Thermal conductivity is helpful for the cases of solder iron or point heat source assembly because it aides in rapid transfer of heat from the top side of the pads 3 to pads 7 below.
With reference to
With reference to
With reference to
With reference to
The circuit boards can be overlapped for interconnection (see
Thin board substrate materials and thicknesses are chosen to handle solder melt temperatures without delamination or damage. Alternate choices for board insulating material are possible such as Thermagon™ in cases where higher temperature resilience and higher thermal conductivity are needed. An embodiment was developed for use with lower temperature solders (e.g., leaded). Copper pads 7 on the bottom side of the upper board 1 are designed to match the pads of the bottom receiving board 8 in spacing, in area and in thermal characteristics.
With reference to
The interconnect aspect of
Plated through holes 2 located at pad positions 3, 7 through circuit board 16 allow solder and heat to flow down into the connection both to facilitate solder connection and to enable rapid connection. The rate of heat transfer being increased by this structure has the additional benefit of speeding up solder melting and cooling both during manual soldering and reflow processing. This saves time and results in better, more repeatable and stronger joints. It is known in the industry faster cooling times result in stronger, more uniform solder joints.
Thin circuit boards can be easily mechanically formed for vertical step offsets 21. In experiments run on these boards, bends up to a right angle could be performed with the conductors (or any foils crossing the bend) on the inside radius of the bend.
The application of tape or adhesive 23, across the bottom side of joint 20, further increases joint strength for handling. Viscous tapes act as a spring and dampener to certain stresses, moving forces away from the joint. The application of potting material 24 or other adhesives or coatings of structure adds additional strength to joint 20 as well as protection from mechanical damage and/or moisture (see
The application of tape or adhesive 23 on the bottom side of the board assembly 22, allows the assembled strip or array to be directly fastened to a chassis, enclosure, or heat sink 18 without the use of mechanical fasteners. In applications for high power LEDs it is particularly useful to have the tape or adhesive be highly thermally conductive so heat can easily flow from the circuit boards to the heat sink 18. In one embodiment, a thermally conductive adhesive tape (e.g., 3M™ product #8810) was applied to the back side. The board assembly 22 can then be adhered to a heat sink 18. The resulting structure maintained excellent heat transfer to the heat sink, which is particularly helpful in high brightness LED applications.
Intimate contact between metal pads with minimal fill layer of solder increases strength for joint 19. A thick layer of solder decreases strength but adds some flexibility to the joint. Solder has generally a much lower tensile and shear strength than the conductors it joins. Further, solder tends to have a course crystalline structure and is susceptible to fracturing. A thin layer of solder between copper pads (used the pad material) is much less susceptible to fracturing both because of smaller (or incomplete) crystal formation, and because stresses are transferred locally to the stronger copper, instead of into the solder itself.
A number of experiments were conducted to determine solder wetting and flow paths for various pad geometries using the thin connectors in surface mount applications. After it is melted, solder tends to wet to the metal pads 3 and exposed conductors of printed circuit boards 1 and 9. It moves by capillary action to actively fill small gaps and spaces between pads 7 and 8, particularly pads in flat surface-to-surface contact. If solder was applied in exactly the correct amount, the solder would simply fill the joints. But even in small excess, the solder would press outside of the pad areas promoting shorts and lower electrical isolation. Holes, recesses or pockets between the pads were tried and did take up the excess solder. However, the approach was to design in plated holes 2 within the area of the pads 3 and 7 taking up the solder through capillary action, effectively pulling excesses into rather than out of the joint. In the embodiment, the holes were approximately 50% of the diameter of the pad, giving ample room for significant variances in solder application.
As a further improvement, plated holes 2 can be used as receptacles for solder paste so boards 12, 16 could be ready for joining by heat alone. Flux and activating resins, which are commonly incorporated into solder paste, are needed for high quality solder joints. In one embodiment, the same plated holes 2 absorb excess solder used to store solder prior to thermal joining. Further, it is recognized the holes can be filled with either solder paste or separated layers of hard solder and flux resin. In one experiment, solder wire with a core of flux resin was press fit in holes 2 and sheared to match the bottom surface plane of the circuit board 1. This was another effective way of putting solder and flux into plated holes 2. Sealing of solder paste in holes 2 at pad positions 3 and 7 is helpful so paste remains fresh for later use. Sealing may include a thin solder layer, a thin flux layer or a thin plastic or metallic peel-off material.
The thin circuit board as described is flexible enough to conform to normal variations of board thickness, solder height, and mechanical mounting height differences. Goals for high reliability connections include robustness, both in mechanical strength and in integrity of the electrical connection. Several designs and methods were explored and found to improve both mechanical strength, and in many cases to improve the electrical connection integrity. By increasing the number of pads 3, 7 and 8 used in the connector, mechanical strength was benefited. Simple multiplication of the number of contacts added to the strength by spreading stress across the added contacts. Redundant parallel contacts reduce electrical resistance and add to the general integrity of electrical connection.
Increasing the size of the pads 7 and 8 increases the strength both because of the larger solder contact area, but also because of the larger areas of contact and adhesion between pad and insulating substrate. In multiple trials, larger pads consistently increased the strength as measured in pull tests and in bending tests. Larger areas of conductor surrounding exposed soldered pad apertures increase the strength both by offering more area for adhesion between the conductor and the insulating substrate, but also because they add to the conductor structure.
Increasing the distance across a set of pads or span increases the joint strength against shear and rotational forces and torques. Shear and rotational forces (torques) are common during handling of the joined boards. Of particular use, the assembly of multiple boards into long strips presents the opportunity to put very high torques on the joint connection because of the length and lever arm advantage. Preventing damage due to rotational forces is helpful to having reliable joints when the strips are packaged and used in their multiple forms including strips and continuous reeled lengths.
By increasing the distance of the pads from the overlapping edges of the board, the inventors have found a decreased leverage on the individual connections by converting stresses into surface pressures away from the joint. By increasing the number of holes 2 leading from top surface to the pads below, an increase in the strength is discovered by adding more copper cylindrical connections and rivet like columns of solder fill linking top to bottom. Increased number of holes also increases the probability of having a better percentage of solder fill between the boards. The choice of solder type and composition can have a direct impact on joint strength. Lead baring solders have lower tensile strength then their lead free counterparts. Higher tensile strength increases the fracture strength of the connection.
Angled or other geometric patterns in the connection pad and copper conductors support connections for offset or angled printed circuit boards. Multiple pad sets and associated conductor connections allow splitting of conduction paths.
As part of the printed circuit board fabrication process, mask coatings can be placed over top of circuit boards and the bottom of circuit boards (open at the pads), reducing the opportunity for solder shorts and improving the appearance of the connector or overlapping joint. In the embodiments, the mask coating 5 was chosen to match the color and characteristics of the boards being jointed so to minimize the visibility of connection 20.
In the areas of board overlap, excluding the conductive pad locations, adhesive applied between top and bottom board can be added to increase joint strength. The board connections with overlapping joints can be used to construct elongated strips or arrays of multiple circuit boards (see
With reference to
With reference to
With reference to
The inventors conceive circuit boards may be joined at any angle and at any location within the circuit boards in accordance with this invention. Further, there are no limits to the number of locations and the number of circuit boards joined.
With reference to
The construction of circuit board arrays in accordance with this invention are particularly useful in SSL lighting applications because they reduce or eliminate wire and mechanical connector attachments and allow LEDs to be placed in specific geometric patterns without requiring as much printed circuit board material be used.
With reference to
With reference to
Circuit boards of various shapes and sizes may be joined to create a wide variety of two and three dimensional arrays. The connection designs and methods conceived in the present invention makes it possible to assemble geometries and shapes of circuit board arrays distributing electronic devices and circuits spatially and enable them to be positioned and aimed for optimal effectiveness.
An aspect of the utility of constructing strips and arrays of circuit boards is the ability to shape them to size immediately prior to installation in a chassis or housing. Long strips and large arrays are preferable for shipment and stocking purposes, but it is highly desirable to be able to cut these into smaller strips and arrays fitting the fixtures and devices they are used in. The inventors have conceived a system of marking boards, strips and arrays to indicate safe locations for cutting. Further, the thin circuit board embodiments described above can be easily cut with simple shears or scissors 37 (or any of a variety of tools or cutting processes).
With reference to
In order to minimize conductor damage and to minimize the opportunity for short circuits, circuit traces are narrowed at in the immediate area 36 of the cut marks 33. Further, the narrower traces are easier to cut because they offer less mechanical resistance. In one implementation, 2 oz. copper conductors were used with a width of 0.030 inches in the area of cut. Outside of this area conductors are expanded to improve their current carrying and thermal conduction capability. Outside of this area are additional components and conductors which could be damaged and are not intended to be cut or stressed in the cutting process.
It is recognized by the inventors there may not be conductors spanning the cut marks. There may be one or more power conductors, and one or more control signals spanning the locations for cut.
With reference to
With reference to
The inventors conceive the cutting of strips or arrays assembled from multiple circuit boards may be conducted before or after the addition of electronic components onto these boards. Further, additional connections and wiring may be needed to complete the assembly. Also, after cutting, the resulting boards, strips, or arrays may again be assembled into other shapes and combinations using the connection designs described above.
While the present invention is directed towards flexible lighting circuit boards and more directly towards flexible LED circuit boards, it is fully contemplated the present invention could extend to most any type of circuit board system.
Thus, embodiments of the PRINTED CIRCUIT BOARD INTERCONNECT CONSTRUCTION are disclosed. One skilled in the art will appreciate the present teachings can be practiced with embodiments other than those disclosed. The disclosed embodiments are presented for purposes of illustration and not limitation, and the present teachings are limited only by the claims that follow.
This application is a divisional of U.S. application Ser. No. 13/944,610, filed on Jul. 17, 2013, which is a divisional application of U.S. application Ser. No. 13/190,639, filed on Jul. 26, 2011, now U.S. Pat. No. 8,500,456 and which is a continuation application of U.S. application Ser. No. 12/406,761, filed on Mar. 18, 2009, now U.S. Pat. No. 8,007,286, and which claims the benefit of U.S. Application Ser. No. 61/037,595, filed on Mar. 18, 2008, and U.S. Application Ser. No. 61/043,006, filed on Apr. 7, 2008, the content of all of which is herein incorporated by reference in its entirety.
Number | Name | Date | Kind |
---|---|---|---|
2697811 | Deming | Dec 1954 | A |
2731609 | Sobell, III | Jan 1956 | A |
3086189 | Robbins | Apr 1963 | A |
3270251 | Evans | Aug 1966 | A |
3401369 | Plamateer | Sep 1968 | A |
3585403 | Gribbons | Jun 1971 | A |
3745091 | Mccormick | Jul 1973 | A |
4017847 | Burford et al. | Apr 1977 | A |
4173035 | Hoyt | Oct 1979 | A |
4250536 | Barringer et al. | Feb 1981 | A |
4285780 | Schachter | Aug 1981 | A |
4515304 | Berger | May 1985 | A |
4526432 | Cronin et al. | Jul 1985 | A |
4533188 | Miniet | Aug 1985 | A |
4618194 | Kwilos | Oct 1986 | A |
4685210 | King et al. | Aug 1987 | A |
4761881 | Bora et al. | Aug 1988 | A |
4795079 | Yamada | Jan 1989 | A |
4815981 | Mizuno | Mar 1989 | A |
4842184 | Miller, Jr. | Jun 1989 | A |
4871315 | Noschese | Oct 1989 | A |
4950527 | Yamada | Aug 1990 | A |
4991290 | Mackay | Feb 1991 | A |
5001605 | Savagian et al. | Mar 1991 | A |
5041003 | Smith et al. | Aug 1991 | A |
5103382 | Kondo et al. | Apr 1992 | A |
5155904 | Majd | Oct 1992 | A |
5176255 | Seidler | Jan 1993 | A |
5224023 | Smith et al. | Jun 1993 | A |
5254910 | Yang | Oct 1993 | A |
5375044 | Guritz | Dec 1994 | A |
5404044 | Booth et al. | Apr 1995 | A |
5440454 | Hashimoto et al. | Aug 1995 | A |
5478008 | Takahashi | Dec 1995 | A |
5511719 | Miyake et al. | Apr 1996 | A |
5563777 | Miki et al. | Oct 1996 | A |
5575554 | Guritz | Nov 1996 | A |
5920465 | Tanaka | Jul 1999 | A |
6089442 | Ouchi et al. | Jul 2000 | A |
6095405 | Kim et al. | Aug 2000 | A |
6100475 | Degani et al. | Aug 2000 | A |
6113248 | Mistopoulos et al. | Sep 2000 | A |
6137816 | Kinbara | Oct 2000 | A |
6199273 | Kubo et al. | Mar 2001 | B1 |
6226862 | Neuman | May 2001 | B1 |
6239716 | Pross et al. | May 2001 | B1 |
6299337 | Bachl et al. | Oct 2001 | B1 |
6299469 | Glovatsky et al. | Oct 2001 | B1 |
6310445 | Kashaninejad | Oct 2001 | B1 |
6372997 | Hill et al. | Apr 2002 | B1 |
6384339 | Neuman | May 2002 | B1 |
6428189 | Hochstein | Aug 2002 | B1 |
6429383 | Sprietsma et al. | Aug 2002 | B1 |
6449836 | Miyake et al. | Sep 2002 | B1 |
6481874 | Petroski | Nov 2002 | B2 |
6517218 | Hochstein | Feb 2003 | B2 |
6578986 | Swaris et al. | Jun 2003 | B2 |
6580228 | Chen et al. | Jun 2003 | B1 |
6589594 | Hembree | Jul 2003 | B1 |
6601292 | Li et al. | Aug 2003 | B2 |
6657297 | Jewram et al. | Dec 2003 | B1 |
6729888 | Imaeda | May 2004 | B2 |
6746885 | Cao | Jun 2004 | B2 |
6784027 | Streubel | Aug 2004 | B2 |
6833526 | Sinkunas et al. | Dec 2004 | B2 |
6846094 | Luk | Jan 2005 | B2 |
6851831 | Karlicek, Jr. et al. | Feb 2005 | B2 |
6897622 | Lister | May 2005 | B2 |
6898084 | Misra | May 2005 | B2 |
6902099 | Motonishi et al. | Jun 2005 | B2 |
6919529 | Franzen et al. | Jul 2005 | B2 |
6936855 | Harrah | Aug 2005 | B1 |
6963175 | Archenhold et al. | Nov 2005 | B2 |
6966674 | Tsai | Nov 2005 | B2 |
6991473 | Balcome et al. | Jan 2006 | B1 |
6996674 | Chiu et al. | Feb 2006 | B2 |
7023147 | Colby et al. | Apr 2006 | B2 |
7037114 | Eiger et al. | May 2006 | B1 |
7086756 | Maxik | Aug 2006 | B2 |
7086767 | Sidwell et al. | Aug 2006 | B2 |
7114831 | Popovich et al. | Oct 2006 | B2 |
7114837 | Yagi et al. | Oct 2006 | B2 |
7149097 | Shteynberg et al. | Dec 2006 | B1 |
7199309 | Chamberlin et al. | Apr 2007 | B2 |
7204615 | Arik et al. | Apr 2007 | B2 |
7210818 | Luk et al. | May 2007 | B2 |
7248245 | Adachi et al. | Jul 2007 | B2 |
7253449 | Wu | Aug 2007 | B2 |
7256554 | Lys | Aug 2007 | B2 |
7262438 | Mok et al. | Aug 2007 | B2 |
7263769 | Morimoto et al. | Sep 2007 | B2 |
7276861 | Shteynberg et al. | Oct 2007 | B1 |
7284882 | Burkholder | Oct 2007 | B2 |
7325955 | Lucas et al. | Feb 2008 | B2 |
7331796 | Hougham et al. | Feb 2008 | B2 |
7344279 | Mueller et al. | Mar 2008 | B2 |
7377669 | Farmer et al. | May 2008 | B2 |
7377787 | Eriksson | May 2008 | B1 |
7394027 | Kaluzni et al. | Jul 2008 | B2 |
7397068 | Park et al. | Jul 2008 | B2 |
7448923 | Uka | Nov 2008 | B2 |
7459864 | Lys | Dec 2008 | B2 |
7497695 | Uchida et al. | Mar 2009 | B2 |
7502846 | Mccall et al. | Mar 2009 | B2 |
7514880 | Huang et al. | Apr 2009 | B2 |
7543961 | Arik et al. | Jun 2009 | B2 |
7547124 | Chang et al. | Jun 2009 | B2 |
7550930 | Cristoni et al. | Jun 2009 | B2 |
7553051 | Brass et al. | Jun 2009 | B2 |
7556405 | Kingsford et al. | Jul 2009 | B2 |
7556406 | Petroski et al. | Jul 2009 | B2 |
7573210 | Ashdown et al. | Aug 2009 | B2 |
7583035 | Shteynberg et al. | Sep 2009 | B2 |
7598685 | Shteynberg et al. | Oct 2009 | B1 |
7656103 | Shteynberg et al. | Feb 2010 | B2 |
7665999 | Hougham et al. | Feb 2010 | B2 |
7696628 | Ikeuchi et al. | Apr 2010 | B2 |
7710047 | Shteynberg et al. | May 2010 | B2 |
7710050 | Preston et al. | May 2010 | B2 |
7777236 | Pachler | Aug 2010 | B2 |
7800315 | Shteynberg et al. | Sep 2010 | B2 |
7806572 | Mcfadden et al. | Oct 2010 | B2 |
7810955 | Stimac et al. | Oct 2010 | B2 |
7852009 | Coleman et al. | Dec 2010 | B2 |
7852300 | Shteynberg et al. | Dec 2010 | B2 |
7880400 | Zhou et al. | Feb 2011 | B2 |
7888881 | Shteynberg et al. | Feb 2011 | B2 |
7902769 | Shteynberg et al. | Mar 2011 | B2 |
7902771 | Shteynberg et al. | Mar 2011 | B2 |
7943940 | Boonekamp et al. | May 2011 | B2 |
7952294 | Shteynberg et al. | May 2011 | B2 |
7956554 | Shteynberg et al. | Jun 2011 | B2 |
7977698 | Ling et al. | Jul 2011 | B2 |
7980863 | Holec et al. | Jul 2011 | B1 |
8004211 | Van Erp | Aug 2011 | B2 |
8007286 | Holec et al. | Aug 2011 | B1 |
8011806 | Shiraishi et al. | Sep 2011 | B2 |
8038329 | Takahasi et al. | Oct 2011 | B2 |
8045312 | Shrier | Oct 2011 | B2 |
8061886 | Kraus, Jr. et al. | Nov 2011 | B1 |
8065794 | En et al. | Nov 2011 | B2 |
8067896 | Shteynberg et al. | Nov 2011 | B2 |
8075477 | Nakamura et al. | Dec 2011 | B2 |
8115370 | Huang | Feb 2012 | B2 |
8124429 | Norman | Feb 2012 | B2 |
8143631 | Crandell et al. | Mar 2012 | B2 |
8162200 | Buchwalter et al. | Apr 2012 | B2 |
8166650 | Thomas | May 2012 | B2 |
8210422 | Zadesky | Jul 2012 | B2 |
8210424 | Weibezahn | Jul 2012 | B2 |
8227962 | Su | Jul 2012 | B1 |
8232735 | Shteynberg et al. | Jul 2012 | B2 |
8242704 | Lethellier | Aug 2012 | B2 |
8253349 | Shteynberg et al. | Aug 2012 | B2 |
8253666 | Shteynberg et al. | Aug 2012 | B2 |
8264169 | Shteynberg et al. | Sep 2012 | B2 |
8264448 | Shteynberg et al. | Sep 2012 | B2 |
8410720 | Holec et al. | Apr 2013 | B2 |
8500456 | Holec et al. | Aug 2013 | B1 |
8525193 | Crandell et al. | Sep 2013 | B2 |
8710764 | Holec et al. | Apr 2014 | B2 |
8851356 | Holec et al. | Oct 2014 | B1 |
8947389 | Shin et al. | Feb 2015 | B1 |
8968006 | Holec | Mar 2015 | B1 |
20010000906 | Yoshikawa et al. | May 2001 | A1 |
20010004085 | Gueissaz | Jun 2001 | A1 |
20020043402 | Juskey et al. | Apr 2002 | A1 |
20020094705 | Driscoll | Jul 2002 | A1 |
20020105373 | Sudo | Aug 2002 | A1 |
20020148636 | Belke et al. | Oct 2002 | A1 |
20030052594 | Matsui et al. | Mar 2003 | A1 |
20030072153 | Matsui et al. | Apr 2003 | A1 |
20030079341 | Miyake et al. | May 2003 | A1 |
20030094305 | Ueda | May 2003 | A1 |
20030098339 | Totani et al. | May 2003 | A1 |
20030137839 | Lin | Jul 2003 | A1 |
20030146018 | Sinkunas et al. | Aug 2003 | A1 |
20030193789 | Karlicek, Jr. | Oct 2003 | A1 |
20030199122 | Wada et al. | Oct 2003 | A1 |
20030223210 | Chin | Dec 2003 | A1 |
20040055784 | Joshi et al. | Mar 2004 | A1 |
20040060969 | Imai et al. | Apr 2004 | A1 |
20040079193 | Kokubo et al. | Apr 2004 | A1 |
20040087190 | Miyazawa et al. | May 2004 | A1 |
20040090403 | Huang | May 2004 | A1 |
20040239243 | Roberts et al. | Dec 2004 | A1 |
20040264148 | Burdick, Jr. et al. | Dec 2004 | A1 |
20050133800 | Park et al. | Jun 2005 | A1 |
20050207156 | Wang et al. | Sep 2005 | A1 |
20050239300 | Yasumura | Oct 2005 | A1 |
20050242160 | Nippa et al. | Nov 2005 | A1 |
20050272276 | Ooyabu | Dec 2005 | A1 |
20060038542 | Park et al. | Feb 2006 | A1 |
20060128174 | Jang | Jun 2006 | A1 |
20060181878 | Burkholder | Aug 2006 | A1 |
20060220051 | Fung et al. | Oct 2006 | A1 |
20060221609 | Ryan | Oct 2006 | A1 |
20060245174 | Ashdown et al. | Nov 2006 | A1 |
20070015417 | Caveney et al. | Jan 2007 | A1 |
20070054517 | Hidaka et al. | Mar 2007 | A1 |
20070157464 | Jeon et al. | Jul 2007 | A1 |
20070171145 | Coleman et al. | Jul 2007 | A1 |
20070184675 | Ishikawa et al. | Aug 2007 | A1 |
20070194428 | Sato et al. | Aug 2007 | A1 |
20070210722 | Konno et al. | Sep 2007 | A1 |
20070217202 | Sato | Sep 2007 | A1 |
20070252268 | Chew et al. | Nov 2007 | A1 |
20070257623 | Johnson et al. | Nov 2007 | A1 |
20080045077 | Chou et al. | Feb 2008 | A1 |
20080143379 | Norman | Jun 2008 | A1 |
20080144322 | Norfidathul et al. | Jun 2008 | A1 |
20080160795 | Chen et al. | Jul 2008 | A1 |
20080191642 | Slot et al. | Aug 2008 | A1 |
20080232047 | Yamada et al. | Sep 2008 | A1 |
20080249363 | Nakamura et al. | Oct 2008 | A1 |
20080254653 | Uka | Oct 2008 | A1 |
20080310141 | Mezouari | Dec 2008 | A1 |
20080311771 | Cho | Dec 2008 | A1 |
20090029570 | Ikeuchi et al. | Jan 2009 | A1 |
20090079357 | Shteynberg et al. | Mar 2009 | A1 |
20090103302 | Lin et al. | Apr 2009 | A1 |
20090117373 | Wisniewski et al. | May 2009 | A1 |
20090205200 | Rosenblatt et al. | Aug 2009 | A1 |
20090226656 | Crandell et al. | Sep 2009 | A1 |
20090230883 | Haug | Sep 2009 | A1 |
20090251068 | Holec et al. | Oct 2009 | A1 |
20090301544 | Minelli | Dec 2009 | A1 |
20090308652 | Shih | Dec 2009 | A1 |
20100008090 | Li et al. | Jan 2010 | A1 |
20100018763 | Barry | Jan 2010 | A1 |
20100026208 | Shteynberg et al. | Feb 2010 | A1 |
20100059254 | Sugiyama et al. | Mar 2010 | A1 |
20100093190 | Miwa | Apr 2010 | A1 |
20100109536 | Jung et al. | May 2010 | A1 |
20100110682 | Jung et al. | May 2010 | A1 |
20100187005 | Yeh | Jul 2010 | A1 |
20100213859 | Shteynberg et al. | Aug 2010 | A1 |
20100220046 | Plötz et al. | Sep 2010 | A1 |
20100308738 | Shteynberg et al. | Dec 2010 | A1 |
20100308739 | Shteynberg et al. | Dec 2010 | A1 |
20110051448 | Owada | Mar 2011 | A1 |
20110096545 | Chang | Apr 2011 | A1 |
20110115411 | Shteynberg et al. | May 2011 | A1 |
20110121754 | Shteynberg et al. | May 2011 | A1 |
20110157897 | Liao et al. | Jun 2011 | A1 |
20110177700 | Jia | Jul 2011 | A1 |
20110230067 | Champion | Sep 2011 | A1 |
20110309759 | Shteynberg et al. | Dec 2011 | A1 |
20110311789 | Loy et al. | Dec 2011 | A1 |
20120002438 | Gourlay | Jan 2012 | A1 |
20120014108 | Greenfield et al. | Jan 2012 | A1 |
20120068622 | Ward | Mar 2012 | A1 |
20120081009 | Shteynberg et al. | Apr 2012 | A1 |
20120081018 | Shteynberg et al. | Apr 2012 | A1 |
20120162990 | Crandell et al. | Jun 2012 | A1 |
20120188771 | Kraus et al. | Jul 2012 | A1 |
20120195024 | Kawaguchi et al. | Aug 2012 | A1 |
20120281411 | Kajiya et al. | Nov 2012 | A1 |
20130070452 | Urano et al. | Mar 2013 | A1 |
20130128582 | Holec et al. | May 2013 | A1 |
20140015414 | Holec et al. | Jan 2014 | A1 |
20140168982 | Crandell et al. | Jun 2014 | A1 |
20140197743 | Holec et al. | Jul 2014 | A1 |
20150189765 | Holec et al. | Jul 2015 | A1 |
Number | Date | Country |
---|---|---|
201242082 | May 2009 | CN |
201731316 | Feb 2011 | CN |
102788284 | Nov 2012 | CN |
102009055859 | Jun 2011 | DE |
0961351 | Dec 1999 | EP |
2505044 | Oct 2012 | EP |
2888517 | Jul 2015 | EP |
2483942 | Mar 2012 | GB |
59186388 | Oct 1984 | JP |
01319993 | Dec 1989 | JP |
05090726 | Apr 1993 | JP |
05090749 | Apr 1993 | JP |
2002043737 | Feb 2002 | JP |
2002117707 | Apr 2002 | JP |
2006080227 | Mar 2006 | JP |
2010153549 | Jul 2010 | JP |
2011169791 | Sep 2011 | JP |
2007076819 | Jul 2007 | WO |
2011077778 | Jun 2011 | WO |
2011136236 | Nov 2011 | WO |
2011064107 | Mar 2013 | WO |
2014031567 | Feb 2014 | WO |
Entry |
---|
“3M Thermally Conductive Adhesive Transfer Tapes—Technical Data,” Electronic Adhesives and Specialties Department, Engineered Adhesives Division, Sep. 2002, (pp. 1-6). |
“3M Thermally Conductive Adhesive Transfer Tapes,” 3M Electronic Adhesives and Specialties Department, Engineered Adhesives Division, Sep. 2002, (p. 6). |
“Communication Pursuant to Rules 161(1) and 162 EPC,” for European Patent Application No. 13763341.8, mailed Apr. 7, 2015 (2 pages). |
“Custom LUXEON Design Guide,” Application Brief AB12, Mar. 2006 (14 pages). |
“Derwent-Acc-No. 1984-298425,” corresponds to JP-59-186388A (1984). |
“Derwent-Acc-No. 2010-J09039,” corresponds to JP-201 0-153549A (1984). |
“DRAGONtape DT6 Data Sheet,” Sep. 2007 (4 pages). |
“DRAGONtape Product Information Bulletin,” 2007 (2 pages). |
“DRAGONtape Product Information Bulletin,” OSRAM, Nov. 2005 (4 pages). |
“File History,” for U.S. Appl. No. 12/372,499, filed Feb. 17, 2009 to Dec. 19, 2011 (321 pages). |
“File History,” for U.S. Appl. No. 12/406,761, filed Mar. 18, 2009 to Aug. 11, 2011 (257 pages). |
“Final Office Action,” for U.S. Appl. No. 13/158,149, mailed Mar. 6, 2013 (11 pages). |
“Final Office Action,” for U.S. Appl. No. 13/592,090, mailed Jun. 4, 2015 (26 pages). |
“Final Office Action,” for U.S. Appl. No. 14/015,679, mailed on Dec. 16, 2014 (19 pages). |
“Final Office Action,” mailed Aug. 7, 2012 in U.S. Appl. No. 13/190,639, “Interconnectable Circuit Boards,” (25 pages). |
“Flex Connectors User's Guide,” OSRAM SYLVANIA, Oct. 2007 (6 pages). |
“FR406 High Performance Epoxy Laminate and Prepreg,” Isola, 2006 (2 pages). |
“FR406: High Performance Epoxy Laminate and Prepreg,” http://www.isola-group.com/en/products/name/details.shtl?13, Mar. 2008 (1 page). |
“High Performance Epoxy Laminate and Prepreg,” Isola, Mar. 2007 (3 pages). |
“International Preliminary Report on Patentability,” for PCT/US2013/055658, mailed Mar. 5, 2015 (7 pages). |
“International Search Report and Written Opinion,” for PCT/US2013/055658, mailed Jan. 15, 2014 (10 pages). |
“IPC-4101B: Specification for Base Materials for Rigid and Multilayer Printed Boards,” Mar. 2006 (109 pages). |
“Kapton Polyimide Film,” DuPont Electronics, http://www2.dupont.com/Kapton/en—US/index.html, Feb. 2008 (9 pages). |
“Linear Products,” OSRAM SYLVANIA, http://www.sylvanaia.com/BusinessProducts/Innovations/LED+Systems/Linear/, 2004 (1 page). |
“LINEARlight Flex & Power Flex LED Systems,” OSRAM SYLVANIA, http://www/sylvania.com/AboutUs/Pressxpress/Innovation/LightingNews(US)/2007/USLi, Sep. 2007 (3 pages). |
“LINEARlight Flex TOPLED, Flexible LED Strip,” Osran Sylvania LED Systems Specification Guide (2007), p. 100. |
“LINEARlight Power Flex, Flexible LED Strip,” Osran Sylvania LED Systems Specification Guide, 2007, p. 96. |
“LINEARlight Power Flex: Flexible High Light Output LED Modules,” OSRAM SYLVANIA, Apr. 2008. |
“LINEARlight Power Flex: LM10P Data Sheet,” May 2007 (4 pages). |
Murray, Cameron T. et al., “3M Thermally Conductive Tapes,” 3M Electronic Markets Materials Division, Mar. 2004 (39 pages). |
“Nichia Application Note,” Oct. 31, 2003 (p. 5). |
“Non-Final Office Action,” mailed Mar. 5, 2012 in co pending U.S. Appl. No. 13/190,639, “Printed Circuit Board Interconnect Construction”(12 pages). |
“Non-Final Office Action,” for U.S. Appl. No. 13/158,149, mailed Jul. 3, 2013 (32 pages). |
“Non-Final Office Action,” for U.S. Appl. No. 13/592,090, mailed Sep. 5, 2014 (39 pages). |
“Non-Final Office Action,” for U.S. Appl. No. 13/944,610, mailed Mar. 18, 2014 (20 pages). |
“Non-Final Office Action,” for U.S. Appl. No. 14/015,679, mailed Apr. 1, 2014 (7 pages). |
“Non-Final Office Action,” for U.S. Appl. No. 14/015,679, mailed Jun. 19, 2015 (9 pages). |
“Non-Final Office Action,” mailed Oct. 1, 2012 in U.S. Appl. No. 13/411,322, “Layered Structure for Use With High Power Light Emitting Diode Systems,” (18 pages). |
“Non-Final Office Action,” mailed Aug. 22, 2012 in co-pending U.S. Appl. No. 13/158,149, “Flexible Circuit Board Interconnection and Methods,” (27pages). |
“Notice of Allowance,” for U.S. Appl. No. 13/944,610, mailed Oct. 31, 2014 (11 pages). |
“Notice of Allowance,” for U.S. Appl. No. 13/158,149, mailed Jun. 6, 2014 (12 pages). |
“Notice of Allowance,” from U.S. Appl. No. 13/190,639, mailed Apr. 4, 2013, 12 pages. |
“Notice of Allowance,” from U.S. Appl. No. 13/411,322, mailed May 10, 2013, 29 pages. |
“Notice of Allowance,” mailed Nov. 16, 2011 in co-pending U.S. Appl. No. 12/043,424, “Layered Structure For Use With High Power Light Emitting Diode Systems,” (9 pages). |
“NUD4001—High Current LED Driver,” Semiconductor Components Industries, LLC http://onsemi.com, Jun. 2006 (8 pages). |
O'Malley, Kieran “Using the NUD4001 to Drive High Current LEDs,” http;//onsemi.com, Feb. 2005 (4 pages). |
“Product Information Bulletin DRAGONtape,” OSRAM SYLVANIA, 2007, 2 pages. |
“Product Information Bulletin HF2STick XB: Hi-Flux 2nd Generation Module,” OSRAM SYLVANIA, Jan. 2008 (4 pages). |
“Response Non-Final Office Action,” for U.S. Appl. No. 13/592,090, mailed Sep. 5, 2014 and filed with the USPTO Mar. 5, 2015 (13 pages). |
“Response to Final Office Action,” for U.S. Appl. No. 12/158,149, mailed Jun. 6, 2013 (10 pages). |
“Response to Final Office Action,” for U.S. Appl. No. 14/015,679, mailed Dec. 16, 2014 and filed with the USPTO May 15, 2015 (5 pages). |
“Response to Final Office Action,” mailed Aug. 7, 2012, in co-pending U.S. Appl. No. 13/190,639, file with USPTO Nov. 7, 2012, 14 pages. |
“Response to Non-Final Office Action,” for U.S. Appl. No. 13/158,149 mailed Feb. 21, 2013 (12 pages). |
“Response to Non-Final Office Action,” for U.S. Appl. No. 13/160,639 mailed Jul. 26, 2012 (17 pages). |
“Response to Non-Final Office Action,” for U.S. Appl. No. 13/158,149, mailed Jan. 2, 2014 (14 pages). |
“Response to Non-Final Office Action,” for U.S. Appl. No. 13/944,610, mailed Mar. 18, 2014 and filed with the USPTO Sep. 18, 2014 (9 pages). |
“Response to Non-Final Office Action,” for U.S. Appl. No. 14/015,679, mailed Apr. 1, 2014 and filed with the USPTO Oct. 1, 2014 (6 pages). |
“Response to Non-Final Office Action,” mailed Oct. 1, 2012 in U.S. Appl. No. 13/411,322, “Layered Structure for Use With High Power Light Emitting Diode Systems,” (6 pages). |
“Specifications for Nichia Chip Type Warm White LED, Model: NS6L083T,” Nichia Corporation, Jun. 2006, 3 pages. |
“Specifications for Nichia Chip Type White LED Model: NS6W083AT,” Nichia Corporation, No. STSE-CC7134, <Cat.No. 070706>, date unknown (14 pages). |
“TechniMask ISR 1000 Series,” Technic, Inc., http://www.technic.com/pwb/solderisr1000.htm, 2003 (1 page). |
“Thermal Management for LED Applications Solutions Guide,” The Bergquist Company, date unknown (6 pages). |
“T-lam System—Thermally Conductive Circuit Board Materials,” http://www.lairdtech.com/pages/products/T-Lam-System.asp, Feb. 2008 (7 pages). |
“Non-Final Office Action,” for U.S. Appl. No. 13/592,090 mailed Dec. 4, 2015 (21 pages). |
“Non-Final Office Action,” for U.S. Appl. No. 14/506,251 mailed Sep. 29, 2015 (38 pages). |
“Notice of Allowance,” for U.S. Appl. No. 14/015,679 mailed Oct. 26, 2015 (10 pages). |
“Response Non-Final Office Action,” for U.S. Appl. No. 14/015,679, mailed Jun. 19, 2015 and filed with the USPTO Sep. 18, 2015 (5 pages). |
“Response to Final Office Action,” for U.S. Appl. No. 13/592,090, mailed Jun. 4, 2015 and filed with the USPTO Oct. 5, 2015 (13 pages). |
“Final Office Action,” for U.S. Appl. No. 14/506,251, mailed Mar. 15, 2016 (17 pages). |
“Notice of Allowance,” for U.S. Appl. No. 14/014,679 mailed Jan. 13, 2016 (10 pages). |
“Response to Non-Final Office Action,” for U.S. Appl. No. 13/592,090, mailed Dec. 4, 2015 and filed with the USPTO Apr. 1, 2016 (13 pages). |
“Response to Non-Final Office Action,” for U.S. Appl. No. 14/506,251 mailed Sep. 29, 2015 and filed with the USPTO Jan. 27, 2016 (10 pages). |
Number | Date | Country | |
---|---|---|---|
20150173183 A1 | Jun 2015 | US |
Number | Date | Country | |
---|---|---|---|
61037595 | Mar 2008 | US | |
61043006 | Apr 2008 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 13944610 | Jul 2013 | US |
Child | 14633726 | US | |
Parent | 13190639 | Jul 2011 | US |
Child | 13944610 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 12406761 | Mar 2009 | US |
Child | 13190639 | US |