“A Silicon and Aluminum Dynamics Memory Technology”, Richard A. Larsen, IBM J. Res. Develop., vol. 24, No. 3, May 1980, pp. 268-282. |
“Calculated Thermally Induced Stresses in Adhesively Bonded And Soldered Assemblies”, E. Suhir, ISHM Int. Symp. Michroel., Oct. 1986, pp. 383-392. |
“Controlled Collapse Reflow Chip Joining”, L.F. Miller, IBM J. Res. Develop. 13, May 1969, pp. 239-250. |
“Die Attachment Desion and Its Influence on Thermal Stresses in the Die and the Attachment”, E. Suhir, IEEE, 1987, pp. 508-517. |
“Geometric Optimization of Controlled Collapse Interconnections”, L.S. Goldman, IBM J. Res. Develop. 13, May 1969, pp. 251-265. |
“Parametric Study of Temperature Profiles in Chips Joined by Controlled Collapse Techniques”, Sevgin Oktay, IBM J. Res. Develop. 13, May 1969, pp. 272-285. |
“Reliability of Controlled Collapse Interconnections”, K. C. Norris and A. H. Landzberg, IBM J. Res. Dev. 13, May 1969, pp. 266-271. |
“SLT Device Metallurgy and Its Monolithic Extension” P.A. Totta and R.P. Sopher, IBM J. Res. Develop. 13, pp. 226-238. |
“Studies of the SLT Chip Terminal Metallurgy”, B.S. Berry and I. Ames, IBM J. Res. Develop. 13, May 1969, pp. 286-296. |
“The Quality of Die-Attachment and Its Relationship to Stresses and Vertical Die-Cracking”, C.G.M. VanKessel, S. A. gee and J.J. Murphy, IEEE 1983, pp. 237-244. |
“Clasp Ceramic Column Grid Array Technology for Flip Chip Carriers”, S. Ray, M. Interrante, L. Achard(8), M. Cole, I. DeSousa(*), L. Jimarez, G. Martin, and C. Reynolds,, IBM Microelectronics Division, Advanced Packaging Technologies Tutorial, Semi 1999, pp. A-1-A-7. |