Claims
- 1. A data processing unit formed on a semiconductor chip for use with a rewritable graphic memory with a register, the data processing unit comprising:a circuit for outputting data to be set to the register, a first data in the data representing a first data transferring operation or a second data in the data representing a second data transferring operation; wherein when the data processing unit is responsive to a first signal, and controls the circuit so as to set the first data to the register, wherein when the data processing unit is responsive to a second signal, and controls the circuit so as to set the second data to the register, wherein the first data transferring operation is that the data processing unit transfers data of first data length to the rewritable graphic memory only one time, and wherein the second data transferring operation is that the data processing unit transfers data of first data length to the rewritable graphic memory at least two times sequentially.
- 2. A data processing unit according to claim 1, further comprising a clock output terminal for outputting data to the rewritable graphic memory synchronously.
- 3. A data processing unit formed on a semiconductor chip for use with a rewritable graphic memory having a clock terminal for input or output data synchronous with the clock signal, the data processing unit comprising:a circuit for inputting or outputting data from/to the rewritable graphic memory synchronous with the clock signal; wherein when the data processing unit receives a first signal, the circuit controls a first data transferring operation, wherein when the data processing unit receives a second signal, the circuit controls a second data transferring operation, wherein the first data transferring operation is that the data processing unit transfers data of first data length to the rewritable graphic memory only one time, and wherein the second data transferring operation is that the data processing unit transfers data of first data length to the rewritable graphic memory at least two times, sequentially and synchronously with clock signal.
- 4. A data processing unit according to claim 3, further comprising a setting circuit for setting a count of the data transferring to the rewritable graphic memory.
Priority Claims (3)
Number |
Date |
Country |
Kind |
5-258040 |
Oct 1993 |
JP |
|
5-281865 |
Oct 1993 |
JP |
|
6-209176 |
Aug 1994 |
JP |
|
Parent Case Info
This application is a continuation of Ser. No. 09/357,374 filed Jul. 20, 1999 now U.S. Pat. No. 6,097,404, which is a continuation of Ser. No. 08/940,632 filed Sep. 30, 1997 now U.S. Pat. No. 5,999,197, which is a division of Ser. No. 08/317,130 filed Oct. 3, 1994, now U.S. Pat. No. 5,713,011.
US Referenced Citations (13)
Foreign Referenced Citations (10)
Number |
Date |
Country |
0 030 007 |
Nov 1980 |
EP |
0 179 218 |
Aug 1985 |
EP |
0 348 113 A3 |
Dec 1989 |
EP |
0 440 452 A3 |
Jan 1991 |
EP |
0 487 254 A3 |
Nov 1991 |
EP |
0 561 370 A3 |
Mar 1993 |
EP |
61-261969 |
May 1985 |
JP |
3081881 |
Apr 1991 |
JP |
WO 9301552 |
Jan 1993 |
WO |
WO 9424628 |
Oct 1994 |
WO |
Non-Patent Literature Citations (2)
Entry |
Sato, Toshihiko, et al. “Main Memory and Graphic Examples of High-Speed DRAM Applications,” 1993, pp. 24-28. |
“Asynchronous Multi-clock Bidirectional Buffer Controller,” IBM Technical Disclosure Bulletin, vol. 24, No. 8, Jan. 1982, Brent, et al. |
Continuations (2)
|
Number |
Date |
Country |
Parent |
09/357374 |
Jul 1999 |
US |
Child |
09/583721 |
|
US |
Parent |
08/940632 |
Sep 1997 |
US |
Child |
09/357374 |
|
US |