Patent Grant
8392858
1. Field of the Invention
The present invention relates to logic devices, e.g., application-specific integrated circuits (ASICs), programmable logic devices (PLDs), and field-programmable gate arrays (FPGAs), and to computer-aided design (CAD) tools used in the production of such logic devices.
2. Description of the Related Art
This section introduces aspects that may help facilitate a better understanding of the invention(s). Accordingly, the statements of this section are to be read in this light and are not to be understood as admissions about what is in the prior art or what is not in the prior art.
An asynchronous (also often referred to as an event-driven and/or self-timed) circuit is a circuit that operates without the coordination of one or more globally distributed periodic timing signals called clocks. In contrast, operation of a synchronous circuit is sequenced based on a global clock. Although asynchronous circuits might offer certain advantages over their synchronous counterparts, such as relatively low power consumption, robustness with respect to environmental variations, no clock-skew issues, relatively low electromagnetic interference, and convenient modularity, asynchronous circuits often impose additional operational constraints. For example, it is typically required that an asynchronous logic circuit be glitch-free because of possible malfunctions due to the treatment of glitches as real changes in value.
In general, a digital output signal in a logic circuit might either remain unchanged or change as a result of a circuit action or event. In both situations, the signal might contain a glitch, i.e., one or more reverberations between two digital levels that occur in response to a change in the logic input configuration before the signal finally settles at a corresponding logic level. For example, if the initial and final levels are different and the transition between those levels is not monotonic, then it is said that the signal has a dynamic glitch. On the other hand, if the initial and final levels are supposed to be the same, but the signal still reverberates between two digital levels before settling back to the original (unchanged) level, then it is said that the signal has a static glitch. An asynchronous logic circuit that can potentially produce an unwanted glitch in its output signal is said to contain a hazard. Hence, having a CAD design tool capable of producing hazard-free asynchronous logic circuits is very desirable.
Disclosed herein is a method of generating a hazard-free representation of an asynchronous logic circuit that can leverage the powerful and mature synchronous-circuit CAD synthesis tools. In a representative embodiment of the method, an initial representation of a specified asynchronous logic circuit is synthesized using one of such CAD tools. The initial representation is then (i) analyzed to identify hazardous transitions and (ii) modified, e.g., by iteratively inserting additional logic aimed at preventing the identified hazardous transitions from producing glitches, until a hazard-free representation of the specified asynchronous logic circuit is produced.
According to one embodiment, provided is a computer-implemented method of generating a representation of a logic circuit, the method comprising the steps of: (A) identifying a hazardous transition in an initial representation of the logic circuit; and (B) modifying the initial representation of the logic circuit based on transition polarity of the identified hazardous transition to generate a modified representation of the logic circuit, wherein said modification is aimed at preventing the identified hazardous transition from producing a glitch at an output terminal of a logic gate whose input terminal received said hazardous transition in the initial representation.
According to another embodiment, provided is a machine-readable medium, having encoded thereon program code, wherein, when the program code is executed by a machine, the machine implements the above-specified method of generating a representation of a logic circuit.
According to yet another embodiment, provided is an integrated circuit having implemented therein the logic circuit corresponding to a hazard-free representation generated by implementing on a computer the above-specified method of generating a representation of a logic circuit.
According to yet another embodiment, provided is a hazard-free representation of the logic circuit, said hazard-free representation generated by implementing on a computer the above-specified method of generating a representation of a logic circuit.
Other aspects, features, and benefits of the present invention will become more fully apparent from the following detailed description, the appended claims, and the accompanying drawings in which:
With all potential advantages of asynchronous circuits, the presence of hazards is a major reason for the continued market domination of synchronous circuits and systems. More specifically, in a synchronous circuit, a designer can define the combinational logic necessary to compute the specified functions and then surround that combinational logic with latches. By setting the clock rate to a relatively low value, possible hazard-induced errors are usually prevented because the latches block the propagation of glitches and enable sensitive output signals to be substantially glitch-free.
In contrast, designers of asynchronous circuits are usually forced to pay a great deal of attention to the dynamic state of the circuit. For example, the ordering of operations, which is addressed in a synchronous circuit by an appropriate placement of latches, has to be carefully controlled in an asynchronous circuit, e.g., by introducing additional, dedicated asynchronous control logic. For relatively complex asynchronous logic circuits, hazard-related issues become too difficult to handle by hand. However, existing CAD tools and implementation alternatives, which are relatively well developed for synchronous circuits, are generally not leveraged in the design of asynchronous circuits. One reason for this state of affairs is most synchronous-circuit CAD functions either need significant modifications for application to asynchronous circuits or are not applicable at all.
Method 100 is most suitable for the design of fundamental-mode asynchronous logic circuits. As used herein, the term “fundamental mode” means that the circuit is designed to operate so that (i) input changes arrive in bursts and (ii) the time interval between two consecutive bursts is sufficiently large to enable the output signals and the feedback variables of the combinational portion of the logic circuit to settle to a steady state corresponding to the first burst before the arrival of the second burst. In general, fundamental-mode asynchronous logic circuits permit both single-input changes (SICs) and multiple-input changes (MICs).
Method 100 begins at step 102 where the corresponding CAD software is activated in a computer or workstation. In general, the CAD software supports and automates a creative process of converting an abstract form of desired system behavior into a design implementation in terms of logic gates and other appropriate hardware elements. A human designer can generally intervene at any step of method 100 to direct it toward a desired outcome.
At step 104, desired behavior and/or functionality is specified for the logic circuit that is being designed. In one embodiment, step 104 uses the specification format of asynchronous state machines. In another embodiment, step 104 uses the specification format of Petri nets, which provide a convenient graphical notation for stepwise processes that include choice, iteration, and/or concurrent execution. CAD tools often rely on Petri nets because a Petri net has an exact mathematical definition of its execution semantics and is supported by a well-developed mathematical theory for process analysis. Signal transition graphs (STGs) are a subclass of Petri nets that is often invoked in CAD.
At step 106, state encoding is performed, e.g., on an asynchronous state machine corresponding to the specification generated at step 104. More specifically, various logic states of the asynchronous state machine are transformed into a binary description.
At step 108, desired properties are specified for the combinational portion of the logic circuit that is being designed. In digital circuit theory, combinational logic (also often referred to as combinatorial logic) is a type of logic whose output is a pure function of the present input(s). Combinational logic is contrasted with sequential logic, in which the output depends not only on the present input(s), but also on the history of the input(s). In other words, sequential logic has event memory while combinational logic does not. Practical logic circuits usually contain a mixture of combinational and sequential logic. The properties that are specified at step 108 might include, e.g., the truth table of the Boolean function that the combinational logic implements.
At step 110, a high-level description of the combinational portion of the logic circuit generated in the preceding steps of method 100 is converted into a gate-level circuit representation using one or more CAD tools applicable to and developed for synchronous logic circuits. The conversion process normally relies on a technology library that contains a collection of (i) basic logic gates, such as AND, OR, and NOT gates, and/or (ii) standard macro cells, such as adders, MUXes, and flip-flops. The circuit representation is optimized to meet various design constraints, such as timing, circuit area, testability, and power consumption. In various embodiments, step 110 might employ various synchronous-circuit design-software packages that are commercially available, e.g., from Synopsys, Inc., of Mountain View, Calif.; Cadence Design Systems, Inc., of San Jose, Calif.; and Mentor Graphics, Inc., of Wilsonville, Oreg.
At step 112, the circuit representation generated at step 110 is checked for hazards. If a hazard is detected, then a cause of that hazard is identified and disclosed to step 114. The cause is usually a circuit element or a cell that can produce a glitch at its output in case of a propagation-delay difference between two or more signal paths feeding its inputs. If no hazard is detected, then the processing of method 100 is directed to step 116.
At step 114, the hazard identified at step 112 is removed, e.g., by inserting into the immediate surroundings of the identified element or cell additional logic elements that block hazard-inducing signal transitions. The processing of method 100 is directed back to step 112 after the completion of step 114.
At step 116, a hazard-free circuit representation is saved using an appropriate storage medium, e.g., a magnetic or optical disk. The stored circuit representation can then be transferred to a fabrication facility and used therein to produce a physical implementation of the corresponding hazard-free asynchronous logic circuit.
The processing of method 100 ends at step 118.
Steps 112 and 114 of method 100 will now be described in more detail. The description includes (i) an explanation of relevant concepts; (ii) formulation of applicable theorems; and (iii) representative examples of circuit modifications aimed at removing hazards.
Hazard Types
There are two types of combinational hazards: function hazards and logic hazards. Function hazards are a property of the logic function itself and can be removed through appropriate placement of delay elements. Logic hazards are a property of the specific implementation of the logic function and can be removed through appropriate modification of the implementation.
Logic hazards are classified into static hazards and dynamic hazards. For a logic function ƒ defined over an n-dimensional binary input space {0,1}n that contains points a and b, static hazards reveal themselves in transitions for which ƒ(a)=ƒ(b), and dynamic hazards reveal themselves in transitions for which ƒ(a)≠ƒ(b). Single-input changes (SICs) might trigger both static and dynamic hazards if the structure of the circuit is not appropriately constrained. Multiple-input changes (MICs) might also trigger both static and dynamic hazards.
A logic gate is an atomic component of a logic circuit and is assumed to contain no logic hazards. Usually, a logic gate taken in step 110 of method 100 from a technology library is such an atomic component. In a rare event that the technology library includes logic gates containing hazards, those logic gates can be replaced with logically equivalent, alternative circuits that contain no hazards. This replacement can be carried out through direct modification of the technology library or, alternatively, during step 114 of method 100.
Linearly Separable Logic Functions and Gates
Of particular importance to method 100 are Boolean linearly separable functions. Suppose that a Boolean functions ƒ takes n binary inputs (x1, . . . , xn) defined over an n-dimensional binary space Bn and has one binary output, i.e., in mathematical terms, ƒ(x1, . . . , xn):Bn→{0,1}, where n is a positive integer. Let us denote: (i) a set of points from Bn that function ƒ maps to binary one as χ1, and (ii) a set of points from Bn that functions maps to binary zero as χ0. Then, function ƒ is linearly separable if, in the n-dimensional real space Rn corresponding to binary space Bn, there exists a hyperplane Π that strictly separates χ1 and χ0 and whose intersection with Bn is an empty set. As used herein, the term “strictly separates” means that any real-space trace connecting a point from χ1 and a point from χ0 intersects hyperplane Π.
Let us define truncated vector X(i) as (x1, . . . , xi−1,xi+1, . . . , xn), where i can be any positive integer between 1 and n, including 1 and n. Let us further define a concatenation operation (hereafter denoted as ∘) so that X(i)∘b=(x1, . . . , xi−1,b,xi+1, . . . , xn), where b∈{0,1}. Then, we shall call vector X(i) a control value of Boolean function ƒ if and only if ƒ(X(i)∘0)=ƒ(X(i)∘1). For example, a binary zero on any input of an AND function is a control value because it sets the output value of the AND function to zero regardless of other input values. Similarly, a binary one on any input of an OR function is a control value because it sets the output value of the OR function to one regardless of other input values.
For any selected value of i, e.g., i=i0, the set that includes all control values X(i
Given the above definitions, one can formulate Theorem (1):
Since ƒ(x1, . . . , xn):Bn→{0,1} is linearly separable, input sets χ1 and χ0 are strictly separated by hyperplane Π defined by Eq. (1):
ĉ·{circumflex over (x)}≡c1x1+c2x2+ . . . +cnxn=d (1)
where d and c1 . . . cn are real numbers. Because ∀X1(i)∉Cƒ(i), it follows that ƒ(X1(i)∘0)≠ƒ(X1(i)∘1). Let us assume that:
ĉ·
Since ƒ(X1(i)∘0)≠ƒ(X1(i)∘1), it follows that:
ĉ·
By subtracting Eq. (2) from Eq. (3) and using Eq. (1) one finds that ci<0. Because ∀X2(i)∉Cƒ(i), it follows that ƒ(X2(i)∘0)≠ƒ(X2(i)∘1). If we now assume that:
ĉ·
then, from ƒ(X2(i)∘0)≠ƒ(X2(i)∘1), it follows that:
ĉ·
By subtracting Eq. (4) from Eq. (5) and using Eq. (1), one now finds that ci>0 which contradicts the previous result. This contradiction means that the second assumption is incorrect, meaning that, in fact, the opposite is true, i.e.:
ĉ·
ĉ·
It then follows from Eqs. (2) and (6) that ƒ(X1(i)∘0)=ƒ(X2(i)∘0). It similarly follows from Eqs. (3) and (7) that ƒ(X1(i)∘1)=ƒ(X2(i)∘1).
In terms of a logic gate or cell that implements linearly separable function ƒ, Theorem (1) means that a signal transition on an input of that gate or cell can only change the output of that gate or cell in one direction, regardless of the values on the other inputs, as long as those other inputs remain stable. Applying this result, for example, to a standard NAND gate, one finds that a rising transition on one input of the NAND gate does not cause a rising transition on the output, regardless of the input value on the other input. Applying the above result to logic gates that implement other linearly separable functions, one can similarly arrive at certain conclusions about the directionality of transitions in those gates.
As used herein the term “linearly separable logic gate” refers to a logic gate that implements a linearly separable logic function. In general, most of the logic gates found in the technology library that is invoked at step 110 of method 100 are linearly separable logic gates. For example, each of the following logic gates is a linearly separable logic gate: AND gate, OR gate, NOT gate, NAND gate, and NOR gate. One example of a logic gate that is not a linearly separable logic gate is a multiplexer (MUX). Nonlinearly separable logic gates can usually be replaced by logically equivalent sub-circuits composed of linearly separable logic gates.
Detecting Hazards
Generally, signal transitions on a terminal of a logic gate can be sorted into two types, i.e., rising transitions and falling transitions. A rising transition, which is a change from a binary zero to a binary one, is hereafter denoted as (0,1). A falling transition, which is a change from a binary one to a binary zero, is hereafter denoted as (1,0).
Let us define transition polarity p as a function p: {(0,1),(1,0)}→{0,1} so that p(0,1)=1 and p(1,0)=0. In plain language, this definition means that the polarity of a rising transition is one, and the polarity of a falling transition is zero. Note that the transition polarity is not defined for non-transitions, i.e., for (1,1) and (0,0).
Let us now consider an i-th input of an arbitrary logic gate. If the other inputs of the logic gate are not set to any of the control values, then a transition on the i-th input generates a transition on the output of the logic gate. If, in addition, the logic gate implements a linearly separable function, then the polarity of the output transition is unambiguously determined by the polarity of the input transition, regardless of the values on the other inputs. Therefore, for each input of a linearly separable logic gate g, we can define gate polarity r to describe the manner in which the logic gate translates the polarity of the input transition into the polarity of the corresponding output transition. More specifically, for a given i-th input, polarity r(i) of linearly separable gate g is defined as:
r(i)=f(a(i)∘1) (8)
where a(i)∉Cƒ(i) and ƒ is the linearly separable logic function implemented by gate g. For example, the gate polarity of a conventional OR gate is one (i.e., r(i)=1) because the OR gate does not invert the transition polarity while translating it from an input to the output. Note that the gate polarity is not defined for a non-linearly separable logic gate, where the transition polarity at the output depends on both the transition polarity at the changing input and the present input pattern on the other inputs. If a transition polarity pi at an input i of linearly separable gate g is known, then the corresponding transition polarity pout at the output of gate g can be determined according to Eq. (9):
pout=XNOR(r(i),pi) (9)
where XNOR is a Boolean exclusive-nor operation, and gate polarity r(i) is defined by Eq. (8).
A stimulus applied to logic gate g can be characterized by two local input vectors a and b having as components the initial and final input values, respectively, applied to logic gate g, where a, b∈Bn and a≠b. If the Hamming distance between vectors a and b is 1, then the stimulus corresponds to a SIC. If the Hamming distance between vectors a and b is greater than 1, then the stimulus corresponds to a MIC. (As used herein, the term “Hamming distance” refers to the number of components, in which two vectors of equal dimensionality differ from one another. In other words, the Hamming distance measures the minimum number of substitutions required to change one vector into the other.) Vectors a and b uniquely determine a transition space, T[a,b], which is defined as the smallest Boolean subspace that contains a and b.
Given the above definitions, one can formulate Theorem (2):
Since T[a(i),b(i)]⊂/Cƒ(i), there must exist vector c(i) for which the following is true: c(i)∈T[a(i),b(i)] and c(i)∉Cƒ(i). As already indicated above, a fundamental-mode circuit can have arbitrary gate and wire delays. Therefore, there can potentially be selected a combination of input delays that set the inputs other than the i-th input to x(i)=c(i) for a certain short period of time during transition t(i). As a result, the output of gate g can change to XNOR(pi(t(i)),r(i))≠ƒ(b). However, the output must eventually change to ƒ(b). Therefore, there exists a hazard at the output of gate g.
Now consider the case of XNOR(pi(t(i)),r(i))=ƒ(b) for the i-th input receiving transition t(i), wherein T[a(i),b(i)]⊂/Cƒ(i). Let us assume that t(i)=(v1,v2) and x(i)=c(i) when t(i) occurs. If the output of gate g has changed to ƒ(b), then it must be true that c(i)∈Cƒ(i), because otherwise ƒ(c(i)∘v1)≠ƒ(c(i)∘v2)=XNOR(pi(t(i)),r(i)), which contradicts the assumption that the output already was ƒ(b). It therefore follows that transition t(i) does not affect the output of gate g. It further follows that transition t(i) can only cause the output of gate g to switch to ƒ(b) when the output is still ƒ(a). Thus, no hazard is generated when XNOR(pi(t(i)),r(i))=ƒ(b).
Note that, in the above proof of Theorem (2), no constraint was placed on the Hamming distance between input vectors a and b. Therefore, Theorem (2) is applicable to both SIC and MIC hazards. Moreover, Theorem (2) is applicable to static and dynamic hazards and to logic and function hazards.
Referring to
Continuing on with the application of Theorem (2) to gate g3 of logic circuit 200, one needs to determine the values of XNOR(pi(t(i)),r(i)) and ƒ(b) for that gate and then compare them to see whether the second condition (i.e., XNOR(pi(t(i)),r(i))≠ƒ(b)) stated in Theorem (2) is satisfied. The corresponding calculations are given by Eqs. (10)-(11):
XNOR(pi(t(i)),r(i))≡XNOR(pn5(t(n5)),r(n5))=XNOR(0,1)=0 (10)
ƒ(b)≡OR(0,1)=1 (11)
Since the two sets of calculations expressed by Eqs. (10) and (11), respectively, produce different results, it follows that the second condition of Theorem (2) is also satisfied for gate g3 of logic circuit 200.
Since both conditions of Theorem (2) are satisfied for gate g3 of logic circuit 200, the theorem tells us that gate g3 can generate a hazard at output terminal n7. This conclusion is, of course, consistent with the generally known fact that a two-input OR gate (such as gate g3) can generate a glitch when a rising transition arrives at the first input terminal of the gate after a falling transition has already arrived at the second input terminal of the gate. A waveform illustrating a typical shape of the glitch is shown in
Referring to
To check for gate g2 of logic circuit 300 the second condition stated in Theorem (2) (i.e., whether XNOR(pi(t(i)),r(i))≠ƒ(b)), one performs the calculations given by Eqs. (12)-(13):
XNOR(pi(t(i)),r(i))≡XNOR(pn4(t(n4),r(n4))=XNOR(1,1)=1 (12)
ƒ(b)≡AND(0,1)=0 (13)
Since the two sets of calculations expressed by Eqs. (12) and (13), respectively, produce different results, it follows that the second condition of Theorem (2) is also satisfied for gate g2 of logic circuit 300.
Since both conditions of Theorem (2) are satisfied for gate g2 of logic circuit 300, the theorem tells us that gate g2 can generate a hazard at output terminal n10. This conclusion is consistent with the generally known fact that a two-input AND gate (such as gate g2) can generate a glitch when a falling transition arrives at the first input terminal of the gate after a rising transition has already arrived at the second input terminal of the gate. A waveform illustrating a typical shape of the glitch is shown in
Method 400 proceeds by inspecting, gate by gate, various logic gates of the combinational portion of the logic circuit. Each gate is processed based on Theorem (2) to determine whether it can produce a hazard. Since this processing involves inspection of various input scenarios for each particular gate, method 400 can be implemented using several nested loops that ensure that all relevant gates and all relevant transitions are appropriately covered and inspected. For clarity, the nested loops are not explicitly shown in
At step 402 of method 400, a logic gate in the combinational portion of the logic circuit is selected for inspection.
At step 404, all possible stimuli are determined for the logic gate selected at step 402. Recall that a stimulus is characterized by two local input vectors a and b, with the state of the inputs changing from input vector a to input vector b. The logic circuitry that feeds the inputs of each particular logic gate determines the kind of local input vectors that the logic gate can possibly receive, which also unambiguously determines all possible stimuli. The possible stimuli can be sorted to form a list, which can then be inspected, e.g., line by line, during the subsequent processing in method 400.
At step 406, a stimulus is selected from the sorted list created at step 404. As already indicated above, the selected stimulus can correspond to a SIC or a MIC. If the selected stimulus corresponds to a SIC, then there is a single input that undergoes a transition. If the selected stimulus corresponds to a MIC, then there are two or more inputs that undergo respective transitions.
At step 408, from the list of inputs that undergo a transition under the stimulus selected at step 406, one input is selected for further analysis. In the nomenclature of Theorem (2), the selected input is the i-th input, and the transition that it undergoes is input transition t(i).
At step 410, transition space is determined for the truncated input vectors corresponding to the input selected at step 408. In the nomenclature of Theorem (2), the transition space is T[a(i),b(i)], where a(i),b(i) are the requisite truncated input vectors obtained from local input vectors a and b, respectively, by removing the i-th component of the input vector.
At step 412, it is ascertained whether the transition space determined at step 410 is a subset of the control set corresponding to the input selected at step 408. In the nomenclature of Theorem (2), step 412 finds out whether the condition of T[a(i),b(i)]⊂/Cƒ(i) is satisfied. If the transition space is a subset of the control set, then further processing is directed to processing block 420a, which either loops the processing back to the appropriate one of steps 402, 406, and 408 or transfers the processing to step 116 of method 100. If the transition space is not a subset of the control set, then the processing of method 400 is directed to step 414.
At step 414, it is ascertained whether the output-transition polarity corresponding to the stimulus selected at step 406 and the input selected at step 408 is different from the final state of the logic gate. In the nomenclature of Theorem (2), step 414 finds out whether the condition of XNOR(pi(t(i)),r(i))≠ƒ(b) is satisfied. If the output-transition polarity is the same as the final state of the logic gate, then further processing is directed to processing block 420b, which either loops the processing back to the appropriate one of steps 402, 406, and 408 or transfers the processing to step 116 of method 100. If the output-transition polarity is different from the final state of the logic gate, then a hazard has been detected.
At step 416, information about the detected hazard is provided to step 114 of method 100. In particular, step 416 pinpoints the cause of the detected hazard to step 114. As already indicated above, said cause is transition t(i) that satisfies Theorem (2). Hereafter, such transition is referred to as a hazardous transition.
Removing Hazards
As already indicated above, the cause of each detected hazard is the corresponding hazardous transition t(i). If the hazardous transition is somehow blocked (i.e., prevented from affecting the relevant outputs), then a corresponding glitch will not appear at the output of the logic gate. This approach is implemented at step 114 of method 100 (
In one embodiment, step 114 relies on Theorem (3):
Original function ƒ and transformed function ƒ′ specified in Theorem (3) have the same truth table at points  and {circumflex over (B)}. Indeed, if the global circuit input {circumflex over (X)}≡(X1, . . . , Xm)∉T[Â,{circumflex over (B)}], then CÂ,{circumflex over (B)}=0, which causes transformed function ƒ′ to reduce to original function ƒ. If {circumflex over (X)}∈T[Â,{circumflex over (B)}], then transformed function ƒ′=ƒ(x1, . . . , xi−1,ai,xi+1, . . . , xn). First, it is self-evident that ƒ′(a)=ƒ(a). Second, it must be true that b(i)∈Cƒ(i), because otherwise ƒ(b)=XNOR(r(i),p(ai,bi)), which contradicts the fact that transition (ai,bi) is a hazardous transition, as confirmed by Theorem (2). Therefore, ƒ(b(i)∘ai)=ƒ(b), i.e., ƒ′(b)=ƒ(b).
These results confirm that, if, using the transformation specified in Theorem (3), any hazardous transition corresponding to circuit-input transition Â→{circumflex over (B)} is removed for any logic gate affecting the circuit outputs, then the circuit becomes hazard-free for that particular circuit-input transition. Note, however, that the additional inserted logic might introduce hazards for other circuit-input transitions. Therefore, an iterative hazard-detection and circuit-modification process needs to be run to remove all hazards, i.e., the originally present hazards and any new hazards incidentally introduced during the process of removing the original hazards.
CÂ,{circumflex over (B)},xi+1, . . . , xn). We therefore insert additional logic to transform the signal on terminal n5 as follows: n5′≡n5
cÂ,{circumflex over (B)}, where CÂ,{circumflex over (B)}=B
C. The inserted logic comprises logic gates g4-g5 shown by the dashed lines in
At step 502 of method 500, information about a hazard and the corresponding hazardous transition t(i) is received, e.g., from step 416 of method 400 (
At step 504, transition space is determined for the global input vectors corresponding to the hazardous transition. In the nomenclature of Theorem (3), the transition space is T[Â,{circumflex over (B)}], where  and {circumflex over (B)} are the initial and final global input vectors, respectively, corresponding to the hazardous transition.
At step 506, it is determined whether the initial state of the hazardous transition is a binary zero or a binary one. If the initial state is a binary zero, then the processing of method 500 is directed to step 510. If the initial state is a binary one, then the processing of method 500 is directed to step 520.
At step 510, based on a logical conjunction of (i) the local input having the hazardous transition and (ii) the inverted Euclidean cube of the global input vectors corresponding to the hazardous transition, additional logic is inserted. The additional logic uses inputs corresponding to the transition space determined at step 504 and serves to prevent the hazardous transition from producing a glitch at the output of the downstream logic gate that, in the unmodified circuit, receives the hazardous transition as an input. In terms of Theorem (3), step 510 corresponds to the circuit modification expressed by ƒ′≡ƒ(x1, . . . , xi−1,xiĉ{circumflex over (cÂ,{circumflex over (B)})},xi+1, . . . , xn). In the example of
C)}. As already explained above, the modification corresponds to (i) the transformation of logic gate g2 into a three-input gate and (ii) the addition of NAND gate g6 (see
At step 520, based on a logical disjunction of (i) the local input having the hazardous transition and (ii) the Euclidean cube of the global input vectors corresponding to the hazardous transition, additional logic is inserted into the logic circuit. The additional logic uses inputs corresponding to the transition space determined at step 504 and serves to prevent the hazardous transition from producing a glitch at the output of the downstream logic gate that, in the unmodified circuit, receives the hazardous transition as an input. In terms of Theorem (3), step 520 corresponds to the circuit modification expressed by ƒ′≡ƒ(x1, . . . , xi−1,xicÂ,{circumflex over (B)},xi+1, . . . , xn). In the example of
CÂ,{circumflex over (B)}, where cÂ,{circumflex over (B)}=B
C. As already explained above, the modification corresponds to the insertion of logic gates g4-g5 (see
At optional step 530, the modified circuit produced at step 510 or step 520 is further modified, without changing its overall logic function, to optimize the portion of the circuit that has been affected by the modifications introduced at step 510/520. As already indicated above, an exemplary modification corresponding to step 530 would be a merger of OR gates g3 and g5 in circuit 200′ (
At step 532, a representation of the modified circuit produced as a result of steps 510/520 and 530 is provided to step 112 of method 100 for further hazard inspection.
Although various embodiments of the invention were described in reference to asynchronous logic circuits, they can similarly be used to modify hazard-inducing elements in synchronous logic circuits. Although, in synchronous logic circuits, glitches generated before the circuit stabilizes are masked by clock signals and do not propagate through latches or flip-flops, these glitches generally increase energy consumption in the circuit. Therefore, hazard detection and removal methods disclosed herein can advantageously be used, e.g., to reduce power consumption in synchronous circuits.
As used herein, the term “representation of a logic circuit” refers to a circuit schematic that meets the specifications stipulated for the logic circuit. A representation of the logic circuit can be, e.g., in form of an electronic file or an annotated circuit diagram.
As used herein, the term “local input vector” refers to the values applied to input terminals of a particular gate. For example, in
While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the described embodiments, as well as other embodiments of the invention, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie within the principle and scope of the invention as expressed in the following claims.
Although the steps in the following method claims are recited in a particular sequence with corresponding labeling, unless the claim recitations otherwise imply a particular sequence for implementing some or all of those steps, those steps are not necessarily intended to be limited to being implemented in that particular sequence.
The present invention can be embodied in the form of methods and apparatuses for practicing those methods. The present invention can also be embodied in the form of program code embodied in tangible media, such as floppy diskettes, CD-ROMs, hard drives, or any other machine-readable storage medium, wherein, when the program code is loaded into and executed by a machine, such as a computer, the machine becomes an apparatus for practicing the invention. The present invention can also be embodied in the form of program code, for example, whether stored in a storage medium, loaded into and/or executed by a machine, or transmitted over some transmission medium or carrier, such as over electrical wiring or cabling, through fiber optics, or via electromagnetic radiation, wherein, when the program code is loaded into and executed by a machine, such as a computer, the machine becomes an apparatus for practicing the invention. When implemented on a general-purpose processor, the program code segments combine with the processor to provide a unique device that operates analogously to specific logic circuits.
Unless explicitly stated otherwise, each numerical value and range should be interpreted as being approximate as if the word “about” or “approximately” preceded the value of the value or range.
It will be further understood that various changes in the details, materials, and arrangements of the parts which have been described and illustrated in order to explain the nature of this invention may be made by those skilled in the art without departing from the scope of the invention as expressed in the following claims.
Reference herein to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment can be included in at least one embodiment of the invention. The appearances of the phrase “in one embodiment” in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments necessarily mutually exclusive of other embodiments. The same applies to the term “implementation.”
Also for purposes of this description, the terms “couple,” “coupling,” “coupled,” “connect,” “connecting,” or “connected” refer to any manner known in the art or later developed in which energy is allowed to be transferred between two or more elements, and the interposition of one or more additional elements is contemplated, although not required. Conversely, the terms “directly coupled,” “directly connected,” etc., imply the absence of such additional elements.
| Number | Name | Date | Kind |
|---|---|---|---|
| 6324679 | Raghunathan et al. | Nov 2001 | B1 |
| 7299436 | Chu et al. | Nov 2007 | B2 |
| 20060051680 | Tritchkov et al. | Mar 2006 | A1 |
| 20090172612 | Kanamaru | Jul 2009 | A1 |
| Entry |
|---|
| Siegel, et al., “Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs”, Design Automation, 1993. 30th Conference on , vol., no., pp. 61-67, Jun. 14-18, 1993. |
| Scott Hauck, “Asynchronous Design Methodologies: An Overview,” Proceedings of the IEEE, vol. 83, No. 1, Jan. 1995. pp. 69-93. |
| Polly Siegel, et al., “Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs,” Computer Systems Laboratory Departments of Electrical Engineering and Computer Science Stanford University, Technical Report: CSL-TR-93-580, Jun. 1993, (26 pages). |
| Robert M. Fuhrer, et al., “Symbolic Hazard-Free Minimization and Encoding of Asynchronous Finite State Machines,” Proc. International Conf. Computer-Aided Design (ICCAD), 1995, (8 pages). |
| Steven M. Nowick, et al., “Exact Two-Level Minimization of Hazard-Free Logic with Multiple-Input Changes,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, No. 8, Aug. 1995, pp. 986-997. |
| Rahul Balani, “Synthesis of Hazard Free Asynchronous Circuits from Signal Transition Graphs,” B. Tech. Seminar Report, Department of Computer Science and Engineering Indian Institute of Technology, Bombay Mumbai, (24 pages). |
| Polly Siegel, et al., “Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs,” Annual ACM IEEE Design Automation Conference, Proceedings of the 30th international conference on Design automation, Dallas, Texas, 1993 pp. 61-67. |
| Al Davis, et al., “An Introduction to Asynchronous Circuit Design,” UUCS-97-013, Sep. 19, 1997 (58 pages). |
| Number | Date | Country | |
|---|---|---|---|
| 20100229143 A1 | Sep 2010 | US |
