Claims
- 1. In a crossed conductor matrix display panel having a pair of linear conductor arrays with said linear conductor arrays being oriented relative to each other to define said crossed conductor matrix and an electro-responsive display medium located at each matrix cross point, at least one substrate means having spaced side edges, lateral edges projecting beyond said spaced side edges, signaling conductor means on said lateral edges, said signaling conductor means being connected to each conductor in said array, respectively, and semiconductor circuit means mounted on said lateral edges and connected to interconnect conductor means to supply operating potentials to said conductor arrays, the improvement wherein said interconnect conductors have dielectric coating having the surface thereon and means forming a plurality of cavities in said dielectric in a predetermined pattern, an in-situ formed conductor means filling said cavities to a predetermined distance below said outer surface, said dielectric layer, cavities and conductor means forming a hermetically sealed micro-socket integral with said panel, said semiconductor circuit means including at least one die, conductive bump means on said die connecting to circuitry in said die and being in said predetermined pattern and receivable in and positioned by said plurality of cavities, and means for retaining said die on said lateral edges with said bump means in said cavities contacting said conductor means in said cavities with a pressure sufficient to form a gas tight joint at the point of contact.
- 2. In a flat panel display having at least one non-conductive substrate having a first conductor array on said surface, and a dielectric layer on said first conductor array having an exposed flat surface, the improvement comprising a first pre-determined pattern of vias through said dielectric layer to pads on each conductor in said array, a second pre-determined pattern of vias through said dielectric layer to further conductive pads, and an input and through-feed second conductor array on said substrate with said dielectric layer covering said second pre-determined pattern, and a conductor material in contact with the conductor at the bottom of said via and partially filling the same to a predetermined level below said exposed flat surface, an integrated circuit chip having an array of conductive input/output bumps arranged to be congruent with said first and said second predetermined pattern, and clamp means for clamping said bumps in contact with said conductor material in said vias with a predetermined pressure.
- 3. The invention defined in claim 2, wherein said conductor material is conductive gold frit.
- 4. The invention defined in claim 2, wherein there are a plurality of said first and second pre-determined pattern of vias and conductor material in each via, and a common clamp means for at least two of said integrated circuit chips.
- 5. The invention defined in claim 4, wherein said conductive bump means has an outer precious metal surface.
- 6. The invention defined in claim 2, wherein there are a plurality of hermetically sealed micro-sockets simultaneously formed integrally with said panel.
- 7. The invention defined in claim 2, wherein said fired conductor means is a fired precious metal conductor frit.
- 8. The invention defined in claim 2, wherein said clamp means is a spring clip which exerts a predetermined pressure on said integrated circuit chip.
- 9. In a flat display panel having at least one non-conductive substrate having a first conductor array on said surface and a dielectric layer on said first conductor array having an exposed flat surface, the improvement comprising, a first predetermined pattern of vias through said dielectric layer to pads on each conductor in said array, a second predetermined pattern of vias through said dielectric layer to further conductive pads, and an input and through-feed second conductor array on said substrate with said dielectric layer covering said second predetermined pattern, and an in-situ formed conductive gold frit conductor material in contact with the conductor at the bottom of each of said via and partially filling the same to a predetermined level below said exposed flat surface, an integrated circuit chip having an array of conductive input/output bumps arranged to be congruent with said first and second predetermined pattern, and clamp means for clamping said bumps in contact with said conductor material in said vias with a predetermined pressure, said clamp means, including a pressure plate adhered to the substrate and extending over the integrated circuit, thereby clamping said bumps in contact with said conductor material with the requisite predetermined pressure.
- 10. The invention defined in claim 9, wherein there are a plurality of said first and second predetermined pattern of vias and conductor material in each via, and a common clamp means for at least two of said integrated circuit chips.
- 11. The invention defined in claim 10, wherein said conductive bump means has an outer precious metal surface.
CROSS REFERENCE TO RELATED APPLICATIONS
The present application is a continuation of Ser. No. 09/001,211 filed Dec. 30, 1997 now U.S. Pat. No. 5,995,088, which is a continuation of Ser. No. 07/964,148, filed Oct. 21, 1992 now U.S. Pat. No. 5,754,171.
US Referenced Citations (12)
Non-Patent Literature Citations (4)
Entry |
Circuits Assembly Magazine, pp. 25-33, May 1991.* |
“Bumps”, ICP-TP-682. p23.* |
“Active & Passive Base Device Interconnections”, Electron Packaging, 2-pgs, Dec. 1989.* |
“Assembly Process Comparison”, 7-pgs, 1992. |
Continuations (2)
|
Number |
Date |
Country |
Parent |
09/001211 |
Dec 1997 |
US |
Child |
09/383768 |
|
US |
Parent |
07/964148 |
Oct 1992 |
US |
Child |
09/001211 |
|
US |