Claims
- 1. In a flat display panel having at least one non-conductive substrate having a first conductor array on said surface and a dielectric layer on said first conductor array having an exposed flat surface, the improvement comprising, a first predetermined pattern of vias through said dielectric layer to pads on each conductor in said array, a second predetermined pattern of vias through said dielectric layer to further conductive pads, and an input and through-feed second conductor array on said substrate with said dielectric layer covering said second predetermined pattern, and in situ formed conductor material in contact with the conductor at the bottom of each said via and partially filling same to a predetermined level below said exposed flat surface, an integrated circuit die having an array of a conductive input/output bumps arranged to be congruent with said first and second predetermined pattern, and clamp means for clamping said bumps in contact with said conductor material in said vias with a predetermined pressure, said clamp means including a pressure plate adhered to the substrate and extending over the integrated circuit, thereby clamping said bumps in contact with said conductor material with the requisite predetermined pressure.
Parent Case Info
This is a continuation of application Ser. No. 07/964,148 filed on Oct. 21, 1992, now U.S. Pat. No. 5,754,171, which issued May 19, 1998.
US Referenced Citations (11)
Non-Patent Literature Citations (4)
Entry |
Circuits Assembly Magazine, pp. 25-33, May, 1991. |
"Bumps ", ICP-TP-682, p.23. |
"Active & Passive Base Device Interconnections", Electron Packaging, 2-pgs, Dec. 1989. |
"Assembly Process Comparison", 7-pgs., 1992. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
964148 |
Oct 1992 |
|