Claims
- 1. A self-aligned MOS semiconductor device comprising:
- a substrate;
- a gate insulating layer having opposing vertical edges disposed upon said substrate;
- a gate region of predetermined height disposed upon said gate insulating layer, said gate region being of substantially constant longitudinal cross-section throughout said height, and said cross-section having opposed vertical edges disposed upon and vertically aligned with the vertical edges of the gate insulating layer so as to form continuous vertical sidewalls;
- a lightly doped source region and a lightly doped drain region embedded in said substrate, each substantially aligned with and outwardly disposed from one of said vertical sidewalls;
- opposed dielectric first spacer means each contiguous with and outwardly disposed by a first distance of between 300 and 2500 .ANG. from one of the vertical sidewalls along the upper surface of the lightly doped source and drain regions, respectively;
- a source region and a drain region embedded a predetermined junction depth in said substrate contiguous with and outwardly disposed from said lightly doped source and drain regions respectively and forming vertical boundaries therewith, each of said boundaries being substantially aligned with the outer edge of one of said first spacer means;
- opposed dielectric second spacer means each contiguous with and outwardly disposed by a second distance of between 500 and 4000 .ANG. from the outer edge of one of said first spacer means along the upper surface of the source and drain regions, respectively;
- a first silicide region embedded in the upper face of said gate region; and
- second and third silicide regions embedded in and forming vertical boundaries with said source and drain regions, respectively, each of said boundaries being substantially aligned with the outer edge of one of said second spacer means;
- the sum of said first and second distances being at least 80% of said junction depth and being optimally defined to maximize electrostatic discharge protection between the gate region and the silicide in the source and drain regions; and the first distance being optimally defined to minimize junction leakage while maintaining device performance.
Parent Case Info
This is a continuation of application Ser. No. 651,048 filed on Feb. 4, 1991, now abandoned, which is a continuation of application Ser. No. 393,662 filed on Aug. 14, 1989, now abandoned, which is a continuation of application Ser. No. 194,649 filed on May 13, 1988, now abandoned.
US Referenced Citations (13)
Foreign Referenced Citations (2)
Number |
Date |
Country |
0214542 |
Sep 1986 |
JPX |
8605321 |
Sep 1986 |
WOX |
Non-Patent Literature Citations (2)
Entry |
Muller et al, "Device Electronics for Integrated Circuits", 1986, pp. 446 and 456. |
Stanley Wolf Ph.D et al., Silicon Processing for The VLSI Era, vol. 1, Process Technology, Chapter 8, "Diffusion in Silicon", Lattice Press, pp. 242-279, Jun. 1987. |
Continuations (3)
|
Number |
Date |
Country |
Parent |
651048 |
Feb 1991 |
|
Parent |
393662 |
Aug 1989 |
|
Parent |
194649 |
May 1988 |
|