Claims
- 1. A semiconductor device, comprising:a semiconductor substrate including an island-shaped element region composed of a lower structure and an upper structure formed on said lower structure and having a smaller cross-sectional area parallel to a surface of said substrate than that of said lower structure; a gate insulating film formed on an upper surface of said upper structure of the element region; a sidewall insulating film formed on said lower structure and a side surface of said upper structure of the element region; and a gate electrode formed on an upper surface of said gate insulating film, and an upper surface of said sidewall insulating film, and the gate is connected to lower structure of the element via capacitor insulators formed on sides of the lower structure.
- 2. A semiconductor device comprising:a semiconductor substrate including an island-shaped element region comprised of a lower structure and an upper structure formed on said lower structure and having a smaller cross-sectional area parallel to a surface of said substrate than that of said lower structure; a gate insulating film formed on an upper surface of said upper structure of the element; a sidewall insulating film formed on a side surface of said upper structure of the element; a capacitor insulating film formed on each of opposite sides of said lower structure of the element; a gate electrode formed on said gate insulating film; and a capacitor electrode formed on said capacitor insulating film and electrically connected to said gate electrode.
- 3. A semiconductor device according to claim 2, wherein said gate electrode end said capacitor electrode are composed of a continuously formed electrode material.
- 4. A device according to claim 2, wherein said gate electrode is formed from a metal material.
Priority Claims (2)
Number |
Date |
Country |
Kind |
11-186995 |
Jun 1999 |
JP |
|
2000-175512 |
Jun 2000 |
JP |
|
Parent Case Info
This is a division of application Ser. No. 09/609,713, filed Jun. 30, 2000 which is incorporated in its entirety herein by reference now U.S. Pat. No. 6,465,823.
US Referenced Citations (3)
Number |
Name |
Date |
Kind |
4996574 |
Shirasaki |
Feb 1991 |
A |
6165828 |
Forbes et al. |
Dec 2000 |
A |
6177299 |
Hsu et al. |
Jan 2001 |
B1 |
Foreign Referenced Citations (5)
Number |
Date |
Country |
1186346 |
Jul 1998 |
CN |
03205869 |
Sep 1991 |
JP |
05343687 |
Dec 1993 |
JP |
09162302 |
Jun 1997 |
JP |
10-242477 |
Sep 1998 |
JP |
Non-Patent Literature Citations (2)
Entry |
Assaderaghi, F., “Dynamic Threshold-Voltage MOSFET (DTMOS) for Ultra-Low Voltage VLSI,” IEEE Trans. Electron Devices, vol. 44, pp. 414-422, Mar. 1997. |
Wong et al., “A 1V CMOS Digital Circuits With Double-Gate-Driven MOSFET,” IEEE International Solid-State Circuits Conference Digest of Technical Papers, Feb. 1997, pp. 292, 293, and 473. |